Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2215700/?format=api
{ "id": 2215700, "url": "http://patchwork.ozlabs.org/api/patches/2215700/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260325050011.66722-2-jay.chang@sifive.com/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260325050011.66722-2-jay.chang@sifive.com>", "list_archive_url": null, "date": "2026-03-25T05:00:10", "name": "[v2,1/2] hw/riscv/riscv-iommu-hpm: Fix irq_overflow_left residual value bug", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "f347b376714dcda9644cab4c61e9597d788ce63b", "submitter": { "id": 90508, "url": "http://patchwork.ozlabs.org/api/people/90508/?format=api", "name": "Jay Chang", "email": "jay.chang@sifive.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260325050011.66722-2-jay.chang@sifive.com/mbox/", "series": [ { "id": 497382, "url": "http://patchwork.ozlabs.org/api/series/497382/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=497382", "date": "2026-03-25T05:00:10", "name": "Bug fixes and IPSR.PMIP support", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/497382/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2215700/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2215700/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=sifive.com header.i=@sifive.com header.a=rsa-sha256\n header.s=google header.b=X7SJY0Bt;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fgZVf38Tcz1xy3\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 25 Mar 2026 16:00:58 +1100 (AEDT)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1w5GM5-0005du-S2; Wed, 25 Mar 2026 01:00:33 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <jay.chang@sifive.com>)\n id 1w5GM0-0005Yi-9u\n for qemu-devel@nongnu.org; Wed, 25 Mar 2026 01:00:28 -0400", "from mail-pj1-x102c.google.com ([2607:f8b0:4864:20::102c])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <jay.chang@sifive.com>)\n id 1w5GLx-00078T-AU\n for qemu-devel@nongnu.org; Wed, 25 Mar 2026 01:00:26 -0400", "by mail-pj1-x102c.google.com with SMTP id\n 98e67ed59e1d1-35a04d6aeb0so3463538a91.0\n for <qemu-devel@nongnu.org>; Tue, 24 Mar 2026 22:00:24 -0700 (PDT)", "from jchang-1875.internal.sifive.com ([136.226.240.163])\n by smtp.gmail.com with ESMTPSA id\n 98e67ed59e1d1-35c03149db2sm4218866a91.9.2026.03.24.22.00.21\n (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256);\n Tue, 24 Mar 2026 22:00:22 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=sifive.com; s=google; t=1774414823; x=1775019623; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=gH+6/OkYs+jyl5RnS5Ne7ida5C4VujMkacknoAGjFRA=;\n b=X7SJY0BtuALJ0f4VbOSo+Sxz1i4sz0nUNRsngc0jfuC09FBONDCukcIDpZzJxVrFEW\n 33L9XrqXAfRYzzfiJe24gzLjyXFNJjce4T71I8tE0Vn3NTblWgAA2kp24p1iKiiRMKGG\n ptDErZOHzQ0Sevc7GeYSzYGztzUi28H2tXCiQTXQ5cMotWhRT1APAJ3V/yk8lbYZuz4d\n J7+1hnJBYrvhqAtdHi6K6RXvX/zV4nAo9VZUrgHjc8RxcsaW1vlmgcZzARWMIoivIMgO\n omVRmUQ9DaJETTTyNsEXymajGYjrGeWQX9/7gNcu8LH7xQGQ6ZwWA1oVuNrUjGpxpE9C\n QeKQ==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1774414823; x=1775019623;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=gH+6/OkYs+jyl5RnS5Ne7ida5C4VujMkacknoAGjFRA=;\n b=hcJIZSa+s8IaRG05HhP3yJ9rXFAewL9RvpNikKGUythxxPqDhOoSM0QLLOw4LlKu3+\n d5VdDlV9MJqz/I1drk/tANjg4CG/PVYgNBjx2sxGMJ4Mtu5iX2WIpSPvsBqmTN4k0LYu\n dHA49oakmbekKWV2k3UgScTkPUbj1zem3o5JvU2PV9SSO6022bySTNrFjzRBUOX8sT/U\n yW4TzAyFWRLJJzY2qjjPDEXsLlcS/J3qkw/sWTK7M5KlXxZvM8Y11GhHqwGSBxdl5avw\n NVaV06gxVbCz6AIpAWhGPTGmBpbkY0onk98FFIYO43Gv3/7ZYLGFy8nfvRCLIpPr2Bzx\n YuTA==", "X-Gm-Message-State": "AOJu0Yw3Qmu/JvFa5OhaaGZIDGGEJ1/onGlgOHxSXfwSgWIjKtZvUbV3\n 1rqTY7BWwijazu1lztanEwU09BG5HRqLBoDjIYcBVCnQkarCDuSKBXjuLEPHVtN0b1Bu3NtrKO/\n GvQ5TJWxxxFOePD2sjgwTa+DnRRL/MHU0d8pIeZ4tDHj9OLb4YBR9DUj9t1xe1ZlXNjW/kX1uSs\n ZK5tusCrbY5rZNIqD5BBFieu4gW1jwjJWTGw8KdU5qsoU=", "X-Gm-Gg": "ATEYQzxCkWx450+U97h4FHgOpLPJMfVeOg9lgKu0z7TBZGdbZct4a71771L4BvC1vC8\n P6GJoq1QMV6RLNP143//HFg51/pIuQLdz3tQqxbvtBnRJSPgkhQt0J3w1NURPKEE6TS9UZQ7fAS\n ppo2VCE7N6Zum3G/JvIRTgThecwDpo1pyBqtk8x9HfyPQkypawwJogpq9xIYls3uVFbf16RK1N8\n vuluu9K0F21nZnLBk4SfW1oaHKWOwq1b3+l1R0i0Gwtxf6pH9VV1Ee0FPxwl0ESN5ljW1dSbexf\n umaxwioyobeRyZDRsuU5Ua19ew6KYJAmEGsi64rDpak7/CSeFz1NC18eR6DcMUkLERP/VQrzFJ7\n VqaKABTksR4sMU9iSqeUXqhzu9/QeeT4g1XBWmi77LQqLaTRuJgWjEi6GTFiFf39Brcbd04i1CL\n +kiPdU70g4J7o18+eU7zGicgLe+ZdPuMcNsEgA+KkEHjrj1Vcbk9aLzCfwE7Zzag==", "X-Received": "by 2002:a17:90b:2e49:b0:35b:a8cf:7960 with SMTP id\n 98e67ed59e1d1-35c0dc6276fmr1838065a91.3.1774414823330;\n Tue, 24 Mar 2026 22:00:23 -0700 (PDT)", "From": "Jay Chang <jay.chang@sifive.com>", "To": "qemu-devel@nongnu.org,\n\tqemu-riscv@nongnu.org", "Cc": "Palmer Dabbelt <palmer@dabbelt.com>,\n Alistair Francis <alistair.francis@wdc.com>,\n Weiwei Li <liwei1518@gmail.com>,\n Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>,\n Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,\n Chao Liu <chao.liu.zevorn@gmail.com>, Jay Chang <jay.chang@sifive.com>,\n Frank Chang <frank.chang@sifive.com>", "Subject": "[PATCH v2 1/2] hw/riscv/riscv-iommu-hpm: Fix irq_overflow_left\n residual value bug", "Date": "Wed, 25 Mar 2026 13:00:10 +0800", "Message-ID": "<20260325050011.66722-2-jay.chang@sifive.com>", "X-Mailer": "git-send-email 2.48.1", "In-Reply-To": "<20260325050011.66722-1-jay.chang@sifive.com>", "References": "<20260325050011.66722-1-jay.chang@sifive.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2607:f8b0:4864:20::102c;\n envelope-from=jay.chang@sifive.com; helo=mail-pj1-x102c.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Reset irq_overflow_left to 0 before setting up a new timer. Without\nthis fix, a stale irq_overflow_left value from a previous timer setup\ncould cause incorrect timer behavior.\n\nSigned-off-by: Jay Chang <jay.chang@sifive.com>\nReviewed-by: Frank Chang <frank.chang@sifive.com>\nReviewed-by: Chao Liu <chao.liu.zevorn@gmail.com>\n---\n hw/riscv/riscv-iommu-hpm.c | 1 +\n 1 file changed, 1 insertion(+)", "diff": "diff --git a/hw/riscv/riscv-iommu-hpm.c b/hw/riscv/riscv-iommu-hpm.c\nindex c5034bff79..e8d284ac8b 100644\n--- a/hw/riscv/riscv-iommu-hpm.c\n+++ b/hw/riscv/riscv-iommu-hpm.c\n@@ -228,6 +228,7 @@ static void hpm_setup_timer(RISCVIOMMUState *s, uint64_t value)\n }\n \n overflow_at = (uint64_t)qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) + overflow_ns;\n+ s->irq_overflow_left = 0;\n \n if (overflow_at > INT64_MAX) {\n s->irq_overflow_left = overflow_at - INT64_MAX;\n", "prefixes": [ "v2", "1/2" ] }