Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2215562/?format=api
{ "id": 2215562, "url": "http://patchwork.ozlabs.org/api/patches/2215562/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260324191000.1095768-6-mmaddireddy@nvidia.com/", "project": { "id": 28, "url": "http://patchwork.ozlabs.org/api/projects/28/?format=api", "name": "Linux PCI development", "link_name": "linux-pci", "list_id": "linux-pci.vger.kernel.org", "list_email": "linux-pci@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260324191000.1095768-6-mmaddireddy@nvidia.com>", "list_archive_url": null, "date": "2026-03-24T19:09:56", "name": "[v8,5/9] PCI: tegra194: Enable hardware hot reset mode in Endpoint", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "514303ab0a680b12a56fa893df8e5107941846cf", "submitter": { "id": 72399, "url": "http://patchwork.ozlabs.org/api/people/72399/?format=api", "name": "Manikanta Maddireddy", "email": "mmaddireddy@nvidia.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260324191000.1095768-6-mmaddireddy@nvidia.com/mbox/", "series": [ { "id": 497333, "url": "http://patchwork.ozlabs.org/api/series/497333/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/list/?series=497333", "date": "2026-03-24T19:09:51", "name": "Enhancements to pcie-tegra194 driver", "version": 8, "mbox": "http://patchwork.ozlabs.org/series/497333/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2215562/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2215562/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-pci+bounces-50969-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-pci@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=J0Jj7C/Y;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-pci+bounces-50969-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"J0Jj7C/Y\"", "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=52.101.57.49", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com", "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com" ], "Received": [ "from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fgKbm1Sxwz1y1g\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 25 Mar 2026 06:19:32 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 59E9E307DB5E\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 24 Mar 2026 19:13:46 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id A46863B9611;\n\tTue, 24 Mar 2026 19:11:29 +0000 (UTC)", "from BN8PR05CU002.outbound.protection.outlook.com\n (mail-eastus2azon11011049.outbound.protection.outlook.com [52.101.57.49])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id BF82F3B2FD2;\n\tTue, 24 Mar 2026 19:11:25 +0000 (UTC)", "from DSSP220CA0002.NAMP220.PROD.OUTLOOK.COM (2603:10b6:8:3d3::14) by\n DM6PR12MB4371.namprd12.prod.outlook.com (2603:10b6:5:2a3::23) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9745.20; Tue, 24 Mar 2026 19:11:15 +0000", "from DS2PEPF00003447.namprd04.prod.outlook.com\n (2603:10b6:8:3d3:cafe::3b) by DSSP220CA0002.outlook.office365.com\n (2603:10b6:8:3d3::14) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9723.31 via Frontend Transport; Tue,\n 24 Mar 2026 19:11:15 +0000", "from mail.nvidia.com (216.228.117.160) by\n DS2PEPF00003447.mail.protection.outlook.com (10.167.17.74) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9723.19 via Frontend Transport; Tue, 24 Mar 2026 19:11:15 +0000", "from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Tue, 24 Mar\n 2026 12:10:55 -0700", "from mmaddireddy-ubuntu.nvidia.com (10.126.230.35) by\n rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.20; Tue, 24 Mar 2026 12:10:48 -0700" ], "ARC-Seal": [ "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774379489; cv=fail;\n b=qLAW/Bffjq5LcWfo2XzbdfdWtJu8TdR/KqxNOiAmhNew5m/wNT7AP6RryOjA8e0kec4cL36SODDquH44gkp+tV6c+Em5WYWOl2Ac/7q9+0A8N202ZOxV9znLNeZdrztfk04qiuCRQoQ37JqNKNWLGxHdIqSQ7QUX6nj5BThvy90=", "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=E8/Eq8RZPz2h+WzVJs9SZHM3F86mxXsv7HC+QQbfJJcmG79OIMrx/a9o4xVIMBUy+rQRWClHAkYuLNqtjoJPppIMU8br+blPIMp0bKf/RzuriOrVybEqXj5UJmOE/7RnizDW0m8OwI9DnHnoQQW/MN4j+SbG545pq8iRwn28ZjZIcgvu2L02xyzDrW6LWlFNvdLTD4YZAMet9ljsKq38t0inRecmODW4l0zjRo8ZdQ+4ei9TdrvdRB2ABTnuzR4SMVd+dLkxX48Wy7NGr/CMEf0qEsqR6SnLFVslMqUc1tqjrFt2YX3F3C/KC/Mia0812eu0hvT6+xiq+NnMcVmeGw==" ], "ARC-Message-Signature": [ "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774379489; c=relaxed/simple;\n\tbh=w8DC6Tdy8cfRmT7cFbJ2bonkcJqwMe+eV+NqHKGWe4w=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=DY8Xe6uueLrMfVfKRFkD+q1ifFNH/Xftnd/+DPsSCKgAZKDWJj0xXZrGy0iDrejZjul+RZgfCl4njWSe4mPEb2Kf4p5C7ZQeQMZdZHnS6Y4vxdwSi3WLJQZwvAEdj6VKZ+XiQACB47eLUAI1n0yrs4RbiGdJcr+vgMznJQRR5fk=", "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=1Me0RiVWGUjdfLEJfTeY9yjUHTT5SQ24jpM4//YbRqQ=;\n b=OmdP3a4z5tyh0BsGi2Si6arY6PHUXStPrprVDQXv5zl3bdox7G4CsnEpWLixWIvAT14N5Pq9xSIdUcQiMdq91YQSXCr7vzrvQ/bjrtoh6T+cb2WuwV0uYq34X9NvWT4ZmB9BsvsCF862oi7JnfwbvWDRcNOBGrZ6DCpbuE866SEUw0J23URvXkVWg8zSa2HGNMkHE4JWYAju6cyAsYWtXMWqjfaSkqIxNsbNVLetCectF7zne3rFzW0zOF1hVSpP5YVnQkVk8wzm05d7mwsu/ETv3GFaYrC//OYiscyrurMeaiGvVgeyvsoUe5FgLPJ+a+BdWYuqd+KZjztnhn1Z/w==" ], "ARC-Authentication-Results": [ "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=J0Jj7C/Y; arc=fail smtp.client-ip=52.101.57.49", "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.160) smtp.rcpttodomain=google.com smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=1Me0RiVWGUjdfLEJfTeY9yjUHTT5SQ24jpM4//YbRqQ=;\n b=J0Jj7C/YHDWxabW2tFQT4yDxLiehsF2N0/opYFS5tLVWABhFOmNp7lOPkkrLhYnZSM58mAFQ1Nu57Npoolz/UhYbEQXtDJXQh2BLQb6zUoeBfP6lxd5OqTBMwTb8qxEe1CtP83dbmcBMDidC+EuhNYvdBAKGNrlUKjL0LbMtcY8FZFBIt2AahJckUvtmvtRssz8sLW4MuwXCOdczEaPulSmcXms12HmAmNLMKXETVtBSanutrPceyPqwwmYpbPKKupmsKwSR5LbdfzFgNyufDbJIstum/FXfaMhEThZAgaD1HKJTatf3Sn/oXRRbOz71/Dly1KVBBC1i/l3Poc5ZzA==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.160)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.160 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C", "From": "Manikanta Maddireddy <mmaddireddy@nvidia.com>", "To": "<bhelgaas@google.com>, <lpieralisi@kernel.org>, <kwilczynski@kernel.org>,\n\t<mani@kernel.org>, <robh@kernel.org>, <krzk+dt@kernel.org>,\n\t<conor+dt@kernel.org>, <thierry.reding@gmail.com>, <jonathanh@nvidia.com>,\n\t<kishon@kernel.org>, <arnd@arndb.de>, <gregkh@linuxfoundation.org>,\n\t<Frank.Li@nxp.com>, <den@valinux.co.jp>, <hongxing.zhu@nxp.com>,\n\t<jingoohan1@gmail.com>, <vidyas@nvidia.com>, <cassel@kernel.org>,\n\t<18255117159@163.com>", "CC": "<linux-pci@vger.kernel.org>, <linux-tegra@vger.kernel.org>,\n\t<linux-kernel@vger.kernel.org>, Manikanta Maddireddy <mmaddireddy@nvidia.com>", "Subject": "[PATCH v8 5/9] PCI: tegra194: Enable hardware hot reset mode in\n Endpoint", "Date": "Wed, 25 Mar 2026 00:39:56 +0530", "Message-ID": "<20260324191000.1095768-6-mmaddireddy@nvidia.com>", "X-Mailer": "git-send-email 2.34.1", "In-Reply-To": "<20260324191000.1095768-1-mmaddireddy@nvidia.com>", "References": "<20260324191000.1095768-1-mmaddireddy@nvidia.com>", "Precedence": "bulk", "X-Mailing-List": "linux-pci@vger.kernel.org", "List-Id": "<linux-pci.vger.kernel.org>", "List-Subscribe": "<mailto:linux-pci+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-pci+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "X-NVConfidentiality": "public", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-ClientProxiedBy": "rnnvmail201.nvidia.com (10.129.68.8) To\n rnnvmail201.nvidia.com (10.129.68.8)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "DS2PEPF00003447:EE_|DM6PR12MB4371:EE_", "X-MS-Office365-Filtering-Correlation-Id": "9c5a5a79-5778-4508-0470-08de89d91f08", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|1800799024|82310400026|7416014|376014|36860700016|921020|56012099003|22082099003|18002099003;", "X-Microsoft-Antispam-Message-Info": "\n\t9JLLi6xPdMTo/hXjYQSTCtxOGfee7ojNUFPaouKE7Uv9hK1H+Nr2bVeNJBWbuoRgCf9jYP1CeZ+ynr7ZCwhOB6NaJYkSOfH2RK/6ZYbDPPqTUeKN6UORbxM41z4YmdbrJaBJtUFuAW656c2E23cIedz0VHrTENX0lMyHf8deuvCMStMRVJzogxPARmBYwv47WIqjb7bbr0l0YqoYlkKcXV6+XcD3z/rOn1u7+SLvWDiIXiA2QvHHrLaTp5hLQUfRBzqI7tIsDWqengtcCdPFJSScXHd9vZKwHTXuzYrQUM5aqGkH76Fja0ZDXJvZMTZnciOAHv+E4GBncxRJugGFzkv6MOvKTqjlqKgFzf0h9VV651O+VOMnlnD4t2C/+D/y/X9+Fy9wTOk/ElQnOUUfxqcPfUL/kbmDxcZMBeMddyH2kgbDeEkqCAFbhqYbPm9btUuWQpPctvch5ekv30wUyvKmIkyfX73ElJ38VFmGJ1g0w8nEhS99+0j5ZmOjKyLZvUDjt59mw4MLpfm9fxyJHxemZKLEKMGRhjabUNcSum547K/vBki6s6zMWymaSknSEeVncHkLsJ7ZyNYlrCydneecrtxz20rtx2d8PCoLcJAOFNwgFfDNxbvzwiwVXjRworY/kpQr6C0Ys67Xl10CV0pI8L5bGwrENeVj5ddqrGV2vMYraUDUAOT+I4Kd9Yl3rKM1ZhgbW4kyLdx3H12nvOhhOWWfGfN/y36Hewr238vbV7WFg8H+RzydDRd3lAk6ZsD4PtjY2B5g06cOTo+quxzpqkzwLEjG9YRx+QPblnByfhkN5SoU3uuPt3Mt5d5Z", "X-Forefront-Antispam-Report": "\n\tCIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(1800799024)(82310400026)(7416014)(376014)(36860700016)(921020)(56012099003)(22082099003)(18002099003);DIR:OUT;SFP:1101;", "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1", "X-MS-Exchange-AntiSpam-MessageData-0": "\n\tSNUOP/pjqRRXKBsPIIrD0k3TdWT905hznA5XKW0aKuSDZE1Ajnjq3yR+kkwkOO95gMKGzZzFlrAekqLMruBgi8co6vTLQ/J6Maua5QEbQPlJI7yrp9YXQD9vJIJHGrSImmu8slOJrozAviLGY9t4crWjv/f+D8txUTdETbBmkQx7GL1ntHNpt4WrbUFczby0Bzcn47SC19bxCejNWGkZEbqU0FvHtEn+lFaVP5/nDAoZUb4sB2sFCZzS3EUTJCmoxlwIrNc78cr0gH0N3qcqlSmg2vXIDnGr2qderN51Grp2tQhc0GxVW1i3Xyj9pJQUlt6fQSRzZID+IKdaXrMb5ADAuLimPWDyJQAsJR26B0H26aMZ9BCe7L89lplyrP5NrmTVTJHRTMNtUfBlljynST2xbNiS5+x+gl9JhUK4/dr+S0P08uVwB/kH11m8xgzn", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "24 Mar 2026 19:11:15.3249\n (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 9c5a5a79-5778-4508-0470-08de89d91f08", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n\tDS2PEPF00003447.namprd04.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "DM6PR12MB4371" }, "content": "From: Vidya Sagar <vidyas@nvidia.com>\n\nWhen PCIe link goes down, hardware can retrain the link and try to link up.\nTo enable this feature, program the APPL_CTRL register with hardware hot\nreset with immediate LTSSM enable mode.\n\nReviewed-by: Jon Hunter <jonathanh@nvidia.com>\nTested-by: Jon Hunter <jonathanh@nvidia.com>\nSigned-off-by: Vidya Sagar <vidyas@nvidia.com>\nSigned-off-by: Manikanta Maddireddy <mmaddireddy@nvidia.com>\n---\nChanges V1 -> V8: None\n\n drivers/pci/controller/dwc/pcie-tegra194.c | 2 ++\n 1 file changed, 2 insertions(+)", "diff": "diff --git a/drivers/pci/controller/dwc/pcie-tegra194.c b/drivers/pci/controller/dwc/pcie-tegra194.c\nindex b312d02f8dab..4527d4759e42 100644\n--- a/drivers/pci/controller/dwc/pcie-tegra194.c\n+++ b/drivers/pci/controller/dwc/pcie-tegra194.c\n@@ -1791,6 +1791,8 @@ static void pex_ep_event_pex_rst_deassert(struct tegra_pcie_dw *pcie)\n \tval = appl_readl(pcie, APPL_CTRL);\n \tval |= APPL_CTRL_SYS_PRE_DET_STATE;\n \tval |= APPL_CTRL_HW_HOT_RST_EN;\n+\tval &= ~(APPL_CTRL_HW_HOT_RST_MODE_MASK << APPL_CTRL_HW_HOT_RST_MODE_SHIFT);\n+\tval |= (APPL_CTRL_HW_HOT_RST_MODE_IMDT_RST_LTSSM_EN << APPL_CTRL_HW_HOT_RST_MODE_SHIFT);\n \tappl_writel(pcie, val, APPL_CTRL);\n \n \tval = appl_readl(pcie, APPL_CFG_MISC);\n", "prefixes": [ "v8", "5/9" ] }