Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2215559/?format=api
{ "id": 2215559, "url": "http://patchwork.ozlabs.org/api/patches/2215559/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260324190755.1094879-10-mmaddireddy@nvidia.com/", "project": { "id": 28, "url": "http://patchwork.ozlabs.org/api/projects/28/?format=api", "name": "Linux PCI development", "link_name": "linux-pci", "list_id": "linux-pci.vger.kernel.org", "list_email": "linux-pci@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260324190755.1094879-10-mmaddireddy@nvidia.com>", "list_archive_url": null, "date": "2026-03-24T19:07:50", "name": "[v8,09/14] PCI: tegra194: Allow system suspend when the Endpoint link is not up", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "eba1a176d2827fe66d215d97701e1b4c71df3edb", "submitter": { "id": 72399, "url": "http://patchwork.ozlabs.org/api/people/72399/?format=api", "name": "Manikanta Maddireddy", "email": "mmaddireddy@nvidia.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260324190755.1094879-10-mmaddireddy@nvidia.com/mbox/", "series": [ { "id": 497331, "url": "http://patchwork.ozlabs.org/api/series/497331/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/list/?series=497331", "date": "2026-03-24T19:07:42", "name": "Fixes to pcie-tegra194 driver", "version": 8, "mbox": "http://patchwork.ozlabs.org/series/497331/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2215559/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2215559/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-pci+bounces-50959-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-pci@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=tNTehIYJ;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.234.253.10; helo=sea.lore.kernel.org;\n envelope-from=linux-pci+bounces-50959-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"tNTehIYJ\"", "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=40.93.196.44", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com", "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com" ], "Received": [ "from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fgKZP2jMMz1y1g\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 25 Mar 2026 06:18:21 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id 68A33317DF1F\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 24 Mar 2026 19:11:56 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id D84EC3BED55;\n\tTue, 24 Mar 2026 19:09:47 +0000 (UTC)", "from SA9PR02CU001.outbound.protection.outlook.com\n (mail-southcentralusazon11013044.outbound.protection.outlook.com\n [40.93.196.44])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id C6A3F3BED35;\n\tTue, 24 Mar 2026 19:09:42 +0000 (UTC)", "from BN9PR03CA0054.namprd03.prod.outlook.com (2603:10b6:408:fb::29)\n by DS0PR12MB7852.namprd12.prod.outlook.com (2603:10b6:8:147::5) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9745.20; Tue, 24 Mar\n 2026 19:09:32 +0000", "from BN2PEPF000044AB.namprd04.prod.outlook.com\n (2603:10b6:408:fb:cafe::a2) by BN9PR03CA0054.outlook.office365.com\n (2603:10b6:408:fb::29) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9723.31 via Frontend Transport; Tue,\n 24 Mar 2026 19:09:24 +0000", "from mail.nvidia.com (216.228.117.160) by\n BN2PEPF000044AB.mail.protection.outlook.com (10.167.243.106) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9723.19 via Frontend Transport; Tue, 24 Mar 2026 19:09:31 +0000", "from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Tue, 24 Mar\n 2026 12:09:12 -0700", "from mmaddireddy-ubuntu.nvidia.com (10.126.230.35) by\n rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.20; Tue, 24 Mar 2026 12:09:06 -0700" ], "ARC-Seal": [ "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774379387; cv=fail;\n b=B/dNIUq69yNME7IHt7I2EEOHaB8UWJhWNbfSIrPsOpmNgoUda5VH6b6VPx+t3On5SGIAtLrlaXj23EC9YzrVrUovNnbGUs/gz7tQt6xFcyweT2a69QyPpLxG6gP9INp+12aFcdiJ8Cf88wQm03rjMo+lqHA/MytwFZVWr3yOADI=", "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=uysMAKlfVaD0gthl/cnNA/Ra5uhG8Tyx4ljXZq5zn0eLc7/0SGPPyR5G+UjE7ixVDM1wLs5RKDLo2ufqlHL4ysNu72KPk3WZvl41Q2CY/fn72xkckouPPpTCke7NAoVhS/SJHjHVe32qBu0y0GKg7B4+kRFkQ00eyOv84gGprvDws9WJ+gsr7jxmEb/Xtp1vrfBmlp2N0CGOUGgc1dT4BQetubx/NbnZOajzT12To0BC7YSvW2kPz1c/XufO3RraFTd0ZuPkmJqUgi3QPH3MaKdjTXKVADXjGd09GRdFdtjwHXu13UXH0tMYn2K4RnfmeyBlS0JOd0STSQKS+oUkCw==" ], "ARC-Message-Signature": [ "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774379387; c=relaxed/simple;\n\tbh=eOte3bAq4I00satrW3tt/K+Vx2Qx4mbEtAizeg5XoE0=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=DJwCjP3AkYnqTmS+xItSyFnBtUsResj4mmuSfQFya8bu5cxE6jg+allMJ/r9R6ASAt7/enKbuymUR/jl/B8wUL4DjT+J8FkogwwslpfSAWkM5AT1cA3LECk3uXua3j521c/MPHGTTG1qxn2KLue/bzQ5Vop3se79KXKlOwUeWd8=", "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=72vxwWmaWJRxYOQDg2x0d0QUkOIFrpB+RseUXFHyJco=;\n b=h6dGk+Ew/NzKPJI54dx8uE2qPXo0mXWypuOMi7lCwt0K7luMm2TKOG5GGq+y84j0ljadsmjDZF65cruPcdmRFqljqs+DgqYMzSY13bWIdKm/mOKXlDSrLPof5BBnrbzWUSHpB5GbT/ezjczaM4J/pwcntjZGanJJn4FKx21pdUqoY27nAq8/25COoBRHZU1aLFbu11OfXZNAO3W41GPwkyxYoP53G2eHIcCV7u1dO4ivcyoPN/Odr0C/WsztzkaipGZZU+9NxFzB/li/VPEL0BQPNlOV/25MRwqrRTmMvZ/LLufJTxQe8NezcpzLZVACQ1VNDAu7eZARHcIe6SDg7Q==" ], "ARC-Authentication-Results": [ "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=tNTehIYJ; arc=fail smtp.client-ip=40.93.196.44", "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.160) smtp.rcpttodomain=google.com smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=72vxwWmaWJRxYOQDg2x0d0QUkOIFrpB+RseUXFHyJco=;\n b=tNTehIYJe3Voxddc6tKCRwc2qo8JqCCzmQA4Hr+20Jpw0xX364QTrcLfD+pH2dvNhvXMsbiL1eOSzq0DfBzl/sYe4OaA0ijlpDjbT3w2hreeCBYPwv8KCP5cHti8LdB3CD9UAbyqK9uXPZUU2gd86sCLA8LtHnFRaemQ3MA/Adwmjappn1wtwccvpQtP5BWRz1hQAx7hvs+lLd8cIIilNCfv2livnAEMjJsP/tK9Gd9fiIFo246GF1DXCteUdAlr9qBi7VOZKMCq+7xWP5OwxPp51HXTgOWm2FHYtidFXobSlmVmECN/87eI2iZxmHa3O4t1fxH2DH5KoyqMRuEKRw==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.160)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.160 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C", "From": "Manikanta Maddireddy <mmaddireddy@nvidia.com>", "To": "<bhelgaas@google.com>, <lpieralisi@kernel.org>, <kwilczynski@kernel.org>,\n\t<mani@kernel.org>, <robh@kernel.org>, <krzk+dt@kernel.org>,\n\t<conor+dt@kernel.org>, <thierry.reding@gmail.com>, <jonathanh@nvidia.com>,\n\t<kishon@kernel.org>, <arnd@arndb.de>, <gregkh@linuxfoundation.org>,\n\t<Frank.Li@nxp.com>, <den@valinux.co.jp>, <hongxing.zhu@nxp.com>,\n\t<jingoohan1@gmail.com>, <vidyas@nvidia.com>, <cassel@kernel.org>,\n\t<18255117159@163.com>", "CC": "<linux-pci@vger.kernel.org>, <linux-tegra@vger.kernel.org>,\n\t<linux-kernel@vger.kernel.org>, Manikanta Maddireddy <mmaddireddy@nvidia.com>", "Subject": "[PATCH v8 09/14] PCI: tegra194: Allow system suspend when the\n Endpoint link is not up", "Date": "Wed, 25 Mar 2026 00:37:50 +0530", "Message-ID": "<20260324190755.1094879-10-mmaddireddy@nvidia.com>", "X-Mailer": "git-send-email 2.34.1", "In-Reply-To": "<20260324190755.1094879-1-mmaddireddy@nvidia.com>", "References": "<20260324190755.1094879-1-mmaddireddy@nvidia.com>", "Precedence": "bulk", "X-Mailing-List": "linux-pci@vger.kernel.org", "List-Id": "<linux-pci.vger.kernel.org>", "List-Subscribe": "<mailto:linux-pci+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-pci+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "X-NVConfidentiality": "public", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-ClientProxiedBy": "rnnvmail201.nvidia.com (10.129.68.8) To\n rnnvmail201.nvidia.com (10.129.68.8)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "BN2PEPF000044AB:EE_|DS0PR12MB7852:EE_", "X-MS-Office365-Filtering-Correlation-Id": "ea16c91e-f6b8-45a2-dc21-08de89d8e12f", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|82310400026|376014|7416014|36860700016|1800799024|921020|56012099003|18002099003|22082099003;", "X-Microsoft-Antispam-Message-Info": "\n\tP2JaK56E1h5ml90W7c7+yXzW6Gh+dPQWfpCCLCdOk79rWSHlti1t/nX8q2yuPEiFVWehCnvvgL/1fWcn0mgLAb2KeSjIgyts4KN90CyncVtbXWYTH7xirdNT+9Housg7K8wlRW28I7+Gc/ddLbo75zMaQybHplFsI8uL4V0YNM7BkptN9xsi7P1ZeLnX7FlwvoAuGKiThTOE6Cb14jLWKhekTbfK3AkeTd8W0xCZ7Ky/BO1gvsfRPXHaJg+HLYZDPZppJ+t2+U7n9M6De5bglbMP6Lm7x1q64ODLxmAtSFMbCNxeUMxBU9lMDuXe63vdItkuZORsxIsFvVfMOysxNDvMangU2yWgV7OCQcEgOJT1N3tKF6xP74em+ZsBItD0pTauKQd0XJaUuOkkeALhH0xVSBezyfLljiQOFQNc3gJVzT/xJqST5t6P+Ygrsk/uR++xP6ugsavSckmMH8tVqMbBe30O9u4NPQ0qo69F+q5RawGx+JKAund27Kr5nvnRvvsIk5oF45HjsPs6iGDPHNq3Qjlua054oxScGnrtvAzaaBBD+C3n9APLPX5Q6/yxxT51TXVcreDaeH+ccXbM0qxsvQoMpk6upfm91wkPETUd54n0LGuEXbq9BCQPjd+iPfFDucc7UQdRdIB4c217a+Sebiy/hYxmCwBljgJZUNuDNF+vu0aWFUid4oiZ7G9pyzUV1Dz/bHzmuPP7bmLo9CploOTQl9O9uJ3u1rM7ksZ2ZMYcf0ABKPfdE2o95Xrj0mntnT0RjaGlWjrY9Jc08C1YVd4r0MTZQVMKYmckiyP8jX+W/QjubbzWVdWSJecL", "X-Forefront-Antispam-Report": "\n\tCIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(82310400026)(376014)(7416014)(36860700016)(1800799024)(921020)(56012099003)(18002099003)(22082099003);DIR:OUT;SFP:1101;", "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1", "X-MS-Exchange-AntiSpam-MessageData-0": "\n\tjMKvlEcOuXZtYPtZTciT3MAuAJqKRlvJ+C3yhnWPIboAXXrR4pj26d9cicQBgxug5Sa+cEevvz2Ii1L423meubDp2ibd9+unlzjmudWKPZ087uoqH4MUwUeM6DyJ0kaUPiPaIOeBDsmugX/3zTpZIzvcNF9wae7HQMr8tSVz0oKiZc1S/pcH72wvbSGnEp+aKqQzQNvHxoh71KX3OvlA9BYsjvEJ1ARxueTtRTWnLqrYEEUTYzJM6n3dReUaJsz0xu/E78p4hWefYy9hk70HqknKB1Fpgca63RT2TA0UvrP4gwUVdi4o6fXO/82Oj+Oum2kQmGPUu1lGod7y1vU+ziovQQIkb5IWQ6DbuBmm019P9KM5Js1k9Q03ulIk1pPUxVhtAFQFfz0zGmjVLbJGou/B1+aRP0RDZC8k/kRxcPIHUcXskeWm636zJs0AOZFv", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "24 Mar 2026 19:09:31.5218\n (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n ea16c91e-f6b8-45a2-dc21-08de89d8e12f", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n\tBN2PEPF000044AB.namprd04.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "DS0PR12MB7852" }, "content": "From: Vidya Sagar <vidyas@nvidia.com>\n\nHost software initiates the L2 sequence. PCIe link is kept in L2 state\nduring suspend. If Endpoint mode is enabled and the link is up, the\nsoftware cannot proceed with suspend. However, when the PCIe Endpoint\ndriver is probed, but the PCIe link is not up, Tegra can go into suspend\nstate. So, allow system to suspend in this case.\n\nFixes: de2bbf2b71bb (\"PCI: tegra194: Don't allow suspend when Tegra PCIe is in EP mode\")\nReviewed-by: Jon Hunter <jonathanh@nvidia.com>\nTested-by: Jon Hunter <jonathanh@nvidia.com>\nSigned-off-by: Vidya Sagar <vidyas@nvidia.com>\nSigned-off-by: Manikanta Maddireddy <mmaddireddy@nvidia.com>\n---\nChanges V8: Fix commit message\nChanges V1 -> V7: None\n\n drivers/pci/controller/dwc/pcie-tegra194.c | 31 +++++++++++++++++-----\n 1 file changed, 25 insertions(+), 6 deletions(-)", "diff": "diff --git a/drivers/pci/controller/dwc/pcie-tegra194.c b/drivers/pci/controller/dwc/pcie-tegra194.c\nindex 602ff8131887..375eafabcf88 100644\n--- a/drivers/pci/controller/dwc/pcie-tegra194.c\n+++ b/drivers/pci/controller/dwc/pcie-tegra194.c\n@@ -2269,16 +2269,28 @@ static void tegra_pcie_dw_remove(struct platform_device *pdev)\n \t\tgpiod_set_value(pcie->pex_refclk_sel_gpiod, 0);\n }\n \n-static int tegra_pcie_dw_suspend_late(struct device *dev)\n+static int tegra_pcie_dw_suspend(struct device *dev)\n {\n \tstruct tegra_pcie_dw *pcie = dev_get_drvdata(dev);\n-\tu32 val;\n \n \tif (pcie->of_data->mode == DW_PCIE_EP_TYPE) {\n-\t\tdev_err(dev, \"Failed to Suspend as Tegra PCIe is in EP mode\\n\");\n-\t\treturn -EPERM;\n+\t\tif (pcie->ep_state == EP_STATE_ENABLED) {\n+\t\t\tdev_err(dev, \"Tegra PCIe is in EP mode, suspend not allowed\\n\");\n+\t\t\treturn -EPERM;\n+\t\t}\n+\n+\t\tdisable_irq(pcie->pex_rst_irq);\n+\t\treturn 0;\n \t}\n \n+\treturn 0;\n+}\n+\n+static int tegra_pcie_dw_suspend_late(struct device *dev)\n+{\n+\tstruct tegra_pcie_dw *pcie = dev_get_drvdata(dev);\n+\tu32 val;\n+\n \tif (!pcie->link_state)\n \t\treturn 0;\n \n@@ -2298,6 +2310,9 @@ static int tegra_pcie_dw_suspend_noirq(struct device *dev)\n {\n \tstruct tegra_pcie_dw *pcie = dev_get_drvdata(dev);\n \n+\tif (pcie->of_data->mode == DW_PCIE_EP_TYPE)\n+\t\treturn 0;\n+\n \tif (!pcie->link_state)\n \t\treturn 0;\n \n@@ -2312,6 +2327,9 @@ static int tegra_pcie_dw_resume_noirq(struct device *dev)\n \tstruct tegra_pcie_dw *pcie = dev_get_drvdata(dev);\n \tint ret;\n \n+\tif (pcie->of_data->mode == DW_PCIE_EP_TYPE)\n+\t\treturn 0;\n+\n \tif (!pcie->link_state)\n \t\treturn 0;\n \n@@ -2344,8 +2362,8 @@ static int tegra_pcie_dw_resume_early(struct device *dev)\n \tu32 val;\n \n \tif (pcie->of_data->mode == DW_PCIE_EP_TYPE) {\n-\t\tdev_err(dev, \"Suspend is not supported in EP mode\");\n-\t\treturn -ENOTSUPP;\n+\t\tenable_irq(pcie->pex_rst_irq);\n+\t\treturn 0;\n \t}\n \n \tif (!pcie->link_state)\n@@ -2450,6 +2468,7 @@ static const struct of_device_id tegra_pcie_dw_of_match[] = {\n };\n \n static const struct dev_pm_ops tegra_pcie_dw_pm_ops = {\n+\t.suspend = tegra_pcie_dw_suspend,\n \t.suspend_late = tegra_pcie_dw_suspend_late,\n \t.suspend_noirq = tegra_pcie_dw_suspend_noirq,\n \t.resume_noirq = tegra_pcie_dw_resume_noirq,\n", "prefixes": [ "v8", "09/14" ] }