Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2215523/?format=api
{ "id": 2215523, "url": "http://patchwork.ozlabs.org/api/patches/2215523/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260324190755.1094879-3-mmaddireddy@nvidia.com/", "project": { "id": 21, "url": "http://patchwork.ozlabs.org/api/projects/21/?format=api", "name": "Linux Tegra Development", "link_name": "linux-tegra", "list_id": "linux-tegra.vger.kernel.org", "list_email": "linux-tegra@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260324190755.1094879-3-mmaddireddy@nvidia.com>", "list_archive_url": null, "date": "2026-03-24T19:07:43", "name": "[v8,02/14] PCI: tegra194: Increase LTSSM poll time on surprise down", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "e7496181d2f1e83f7d10bedc403479d89e513617", "submitter": { "id": 72399, "url": "http://patchwork.ozlabs.org/api/people/72399/?format=api", "name": "Manikanta Maddireddy", "email": "mmaddireddy@nvidia.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260324190755.1094879-3-mmaddireddy@nvidia.com/mbox/", "series": [ { "id": 497330, "url": "http://patchwork.ozlabs.org/api/series/497330/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/list/?series=497330", "date": "2026-03-24T19:07:41", "name": "Fixes to pcie-tegra194 driver", "version": 8, "mbox": "http://patchwork.ozlabs.org/series/497330/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2215523/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2215523/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-tegra+bounces-13139-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-tegra@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=f38mGZDq;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-tegra+bounces-13139-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"f38mGZDq\"", "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=52.101.48.4", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com", "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com" ], "Received": [ "from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fgKMx1DWNz1y1G\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 25 Mar 2026 06:09:17 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 29C44302DE0F\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 24 Mar 2026 19:08:58 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 7CE7A396D28;\n\tTue, 24 Mar 2026 19:08:57 +0000 (UTC)", "from MW6PR02CU001.outbound.protection.outlook.com\n (mail-westus2azon11012004.outbound.protection.outlook.com [52.101.48.4])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 19B20392822;\n\tTue, 24 Mar 2026 19:08:55 +0000 (UTC)", "from BY3PR05CA0034.namprd05.prod.outlook.com (2603:10b6:a03:39b::9)\n by PH8PR12MB7280.namprd12.prod.outlook.com (2603:10b6:510:220::12) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9745.20; Tue, 24 Mar\n 2026 19:08:45 +0000", "from SJ5PEPF00000203.namprd05.prod.outlook.com\n (2603:10b6:a03:39b:cafe::35) by BY3PR05CA0034.outlook.office365.com\n (2603:10b6:a03:39b::9) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9723.31 via Frontend Transport; Tue,\n 24 Mar 2026 19:08:43 +0000", "from mail.nvidia.com (216.228.117.161) by\n SJ5PEPF00000203.mail.protection.outlook.com (10.167.244.36) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9723.19 via Frontend Transport; Tue, 24 Mar 2026 19:08:45 +0000", "from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Tue, 24 Mar\n 2026 12:08:27 -0700", "from mmaddireddy-ubuntu.nvidia.com (10.126.230.35) by\n rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.20; Tue, 24 Mar 2026 12:08:21 -0700" ], "ARC-Seal": [ "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774379337; cv=fail;\n b=B5d6OFgKFCqEaifWhuOx5TAZrzuY0zmv0Bw8J0GTgKNcMoDe69js530SJ6PLC9kxueV8yiEb4RDrNAbew53frKLB2BGYZ1kFwjFva5vfh0yEh2yJcw174uQtt06fummJyUI1tnWcRB2F9E9FkNiVX7Zzs0WS3dcXKehn7FPOfLU=", "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=eh0k/CcnO5EqgPieojEbb2KaRjDCuWIgixslBS50X2AHLw89RkXu7VaqwwpR37u6FErn468xtt5KG0K4tCCp8b7GKUtdBadCdKgsbVQHLpzUzFOg8jsnj999WsRb3msc7eHL4DVBOlqZrXFrHdIF41eDKukfWxOiyaJxMp4QqQmhlY+LX2+4y+PnB/Zsp+Py9j6mW2qxiWubOn9XQtnfW9K2sP9Dn6eR4r8J9MVPzuiCYCexLXJrSiaCtbM36ZrS8kzdQNTOFXIuxXyvawKnipR7AwZ1oYJ6ZaHD7NIJ7P0AjIV5gtJTJXTdVFUkrsfzH/V+fgRZYesxwg7uuewKWQ==" ], "ARC-Message-Signature": [ "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774379337; c=relaxed/simple;\n\tbh=ZjFH8Q4T+R+aAtEsfh61PAHezn3uQd65oGRG5vLXQ4I=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=SKRW0fkJfek/LsHgMiAkfbIwZgjVPXshN/H7phErLnabMghvPX7nLYulSB6w1lwAROKFRdSvndPibTJcjoXe0Rh4nUd60nYSiLZdL6RrKaL1S2IuBgDKVYcdSeAiGL485oSKE9CDelqrjfBofENg7hS507fC+GpoZJZF8trkd5k=", "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=lJI1T/xQITV345OU8YDQiApgYoXe1O5SmVjmZlwKNes=;\n b=eUFVimmlqk47vfahkoJxzBPcTRPpuMpA53yjI1UVaL0nBbLuPkvuCCOuzYfbRRtVpyj5agkXD7oKVMxTHv9D8Hxt9fhlbJiJYa1famNdux68oMIC+3B1E+vg8rpBZEc4nJ1h8WpWLj5NtMdcJe/St3A5oA5xwb5S+/q221mi9m84P70mar5VdkRCGQM+v2XOnGe3h2c7CNO31Gk4aiVaNZXG40P9DZuU7gGAZPVMhxdiGLGByon1+b3qzXm04kZkq8XPO7SEsr/bp7bpZWnc5E4vuV77gvdPsWRkJeHjPdpeCr4T4SSBvzxIoKxt2tOAcJpzXZb2IEZuaCauSw9tww==" ], "ARC-Authentication-Results": [ "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=f38mGZDq; arc=fail smtp.client-ip=52.101.48.4", "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.161) smtp.rcpttodomain=google.com smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=lJI1T/xQITV345OU8YDQiApgYoXe1O5SmVjmZlwKNes=;\n b=f38mGZDqjvBV26RruDYHr4DJfLEoG84BUxzLlTCJUnQRgS6bu2R7fGq4xVw+eMVbGkPuGPa6Wd4HYYZIpMYsJq3aDWmtuKYJ34fbPjdo9tap6NsjuClc0AtxxHJLiopOmsEcMQ4Vb+OWCpqMwxAXqH/sqFcdww2ylFLIUxdjDkd20G49PFqZ8Op0OvgL1Nri2GH3WxdYVoNp3KjLLuvwXIdeEZ9KE0BQXs0vCvddEZp/zLR5L2lRFBVe0ZvmikerHJBbTHoWnEm+RWn6IWuEDbHXBLzv5w5eU0Y2Em7ZV6PBpcAw4ClZu4c3NQOTY15xCe2+YQ5ekA59ByFnqTz6Bg==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.161)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.161 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C", "From": "Manikanta Maddireddy <mmaddireddy@nvidia.com>", "To": "<bhelgaas@google.com>, <lpieralisi@kernel.org>, <kwilczynski@kernel.org>,\n\t<mani@kernel.org>, <robh@kernel.org>, <krzk+dt@kernel.org>,\n\t<conor+dt@kernel.org>, <thierry.reding@gmail.com>, <jonathanh@nvidia.com>,\n\t<kishon@kernel.org>, <arnd@arndb.de>, <gregkh@linuxfoundation.org>,\n\t<Frank.Li@nxp.com>, <den@valinux.co.jp>, <hongxing.zhu@nxp.com>,\n\t<jingoohan1@gmail.com>, <vidyas@nvidia.com>, <cassel@kernel.org>,\n\t<18255117159@163.com>", "CC": "<linux-pci@vger.kernel.org>, <linux-tegra@vger.kernel.org>,\n\t<linux-kernel@vger.kernel.org>, Manikanta Maddireddy <mmaddireddy@nvidia.com>", "Subject": "[PATCH v8 02/14] PCI: tegra194: Increase LTSSM poll time on surprise\n down", "Date": "Wed, 25 Mar 2026 00:37:43 +0530", "Message-ID": "<20260324190755.1094879-3-mmaddireddy@nvidia.com>", "X-Mailer": "git-send-email 2.34.1", "In-Reply-To": "<20260324190755.1094879-1-mmaddireddy@nvidia.com>", "References": "<20260324190755.1094879-1-mmaddireddy@nvidia.com>", "Precedence": "bulk", "X-Mailing-List": "linux-tegra@vger.kernel.org", "List-Id": "<linux-tegra.vger.kernel.org>", "List-Subscribe": "<mailto:linux-tegra+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-tegra+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "X-NVConfidentiality": "public", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-ClientProxiedBy": "rnnvmail201.nvidia.com (10.129.68.8) To\n rnnvmail201.nvidia.com (10.129.68.8)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "SJ5PEPF00000203:EE_|PH8PR12MB7280:EE_", "X-MS-Office365-Filtering-Correlation-Id": "b7ec7e98-0993-41a3-de78-08de89d8c5a0", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|36860700016|1800799024|376014|7416014|82310400026|921020|18002099003|56012099003|22082099003;", "X-Microsoft-Antispam-Message-Info": "\n\tPM1I5yY2bAUivmu8m5xG6V1K8fMC/YAxla33Z56zOr7EXXJyGrpkrP8y/uTVUQzocc7d40juS2EMRFffZ0nQxmsuR0Xo69IHRX607ecjYO1TayzmKDcNE7dV64vnZwC4GAmvDBn49ksQ25QcOT4Co3m+J4JHTWc+eJnrhyRa+QnRNa2kKPrY5F2DbP0/v8F3u0Cdl2vkwuD/3O0tZtAv490hAh4BtGAi+cLt8z8EUx628iBA8sLQapsRxLAW7p+bL7yqzegoth3kF5mgKyMzx1Yaw08BUH1UkcepuNTWOCQPcdsFsZkAHmigZo0uQqYLG4lkp6CSHqHAqQdQFRVKDmL1vnotme+xEM0Ibf7aUHZQI5gd+w6if5UWuAEIA7kT0pBSjp57lYxKo46cBXKYKF/WTBzgRMkfirSYt10L96kMvGoimcnI1l0MqGA2ifdYz6qizHxhW7Cr93P9cw0WImz4t5nUUvqEcOLIr8R8h5r94tJRSSZgG8AFUfzXaRT0uataovpAy8XnrSVlQ9bdle16G2/ejT3Nh5q+DiipvGiospVSBdiNJtjRUYY9tdRgLTmUIH4w0rLW8JIcsTmJTHayliNAfuInK8r8LvHGuRKQ63OPf7bm5OZaokBOyjkPrIoBtk6t+kfG4gEF0KoUSAhChGV2iSzy4vlxNLQR1/L3VLvJ9Ndtp6Gkv7nTudU89c7gU1xg7N2KCS/bvzjOBvpBS5ed/8c+4b/XJ0X/WJ6vQPEE5OFimmeI9eVJ2gKJkgGGlw1+1kuEwJJcNLx9DN9ne/T2Jt97gA+ACPdjX9NKbKhldhUp305iuRwOoc3E", "X-Forefront-Antispam-Report": "\n\tCIP:216.228.117.161;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge2.nvidia.com;CAT:NONE;SFS:(13230040)(36860700016)(1800799024)(376014)(7416014)(82310400026)(921020)(18002099003)(56012099003)(22082099003);DIR:OUT;SFP:1101;", "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1", "X-MS-Exchange-AntiSpam-MessageData-0": "\n\tS5HazaSaa6r+50Wb+Dj75Ieh/uroxsvDwjtl6xBqZVj6LudTu9M/QUD0cvJgY13NrPSYPLXYq2GkSe/JlrndZ/lH4IZUj0UIkJJkCYajCMRLr9oKfjN3PRERKehlAAzjI4E+DQ1rJnxepyCB2AkBGgVSDY/DUL5zgjdfHbVPoexHvSFQkIyXtfCUySFzu2vZ2JW08gMrNzlRPy0WQuxQztPutXbriJ+GY3VSfdg4GeZwKTTtLNn7b3CxCPi1wFfUOzU+6TFarLCBa79Rri9w8Yp9RJuxsg3oOwAy26E21qTLli48492aOZ1gDPwrkMwaIWgmOQT8Hh/ey6nKEp3qEZmD9m1BXzWmFgtzFqvlI7Y5wYHN7EzmYMvIitoymZjJo7CQi3zEAVqgLBcmFndKpAQyp2SEDnk7u9WP0PaInmZ9N19aza4oEbMAWz/A045v", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "24 Mar 2026 19:08:45.4420\n (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n b7ec7e98-0993-41a3-de78-08de89d8c5a0", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.161];Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n\tSJ5PEPF00000203.namprd05.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "PH8PR12MB7280" }, "content": "On surprise down, LTSSM state transits from L0 -> Recovery.RcvrLock ->\nRecovery.RcvrSpeed -> Gen1 Recovery.RcvrLock -> Detect. Recovery.RcvrLock\nand Recovery.RcvrSpeed transit times are 24 ms and 48 ms respectively, so\nthe total time from L0 to detect is ~96 ms. Increase the poll timeout to\n120 ms to account for this.\n\nAdd LTSSM state defines for detect-related states and use them in the\npoll condition. Use readl_poll_timeout() instead of readl_poll_timeout_atomic()\nin tegra_pcie_dw_pme_turnoff() since that path runs in non-atomic context.\n\nFixes: 56e15a238d92 (\"PCI: tegra: Add Tegra194 PCIe support\")\nReviewed-by: Jon Hunter <jonathanh@nvidia.com>\nTested-by: Jon Hunter <jonathanh@nvidia.com>\nSigned-off-by: Vidya Sagar <vidyas@nvidia.com>\nSigned-off-by: Manikanta Maddireddy <mmaddireddy@nvidia.com>\n---\nChanges V8: Split into two patches\nChanges V6 -> V7: Append _US to LTSSM macros\nChanges V5 -> V6: Retain only one fixes tag\nChanges V1 -> V5: None\n\n drivers/pci/controller/dwc/pcie-tegra194.c | 36 +++++++++++++---------\n 1 file changed, 21 insertions(+), 15 deletions(-)", "diff": "diff --git a/drivers/pci/controller/dwc/pcie-tegra194.c b/drivers/pci/controller/dwc/pcie-tegra194.c\nindex d6c6bd512b51..5b243c006562 100644\n--- a/drivers/pci/controller/dwc/pcie-tegra194.c\n+++ b/drivers/pci/controller/dwc/pcie-tegra194.c\n@@ -137,7 +137,11 @@\n #define APPL_DEBUG_PM_LINKST_IN_L0\t\t0x11\n #define APPL_DEBUG_LTSSM_STATE_MASK\t\tGENMASK(8, 3)\n #define APPL_DEBUG_LTSSM_STATE_SHIFT\t\t3\n-#define LTSSM_STATE_PRE_DETECT\t\t\t5\n+#define LTSSM_STATE_DETECT_QUIET\t\t0x00\n+#define LTSSM_STATE_DETECT_ACT\t\t\t0x08\n+#define LTSSM_STATE_PRE_DETECT_QUIET\t\t0x28\n+#define LTSSM_STATE_DETECT_WAIT\t\t\t0x30\n+#define LTSSM_STATE_L2_IDLE\t\t\t0xa8\n \n #define APPL_RADM_STATUS\t\t\t0xE4\n #define APPL_PM_XMT_TURNOFF_STATE\t\tBIT(0)\n@@ -198,7 +202,8 @@\n #define CAP_SPCIE_CAP_OFF_USP_TX_PRESET0_MASK\tGENMASK(11, 8)\n #define CAP_SPCIE_CAP_OFF_USP_TX_PRESET0_SHIFT\t8\n \n-#define LTSSM_TIMEOUT 50000\t/* 50ms */\n+#define LTSSM_DELAY_US\t\t10000\t/* 10 ms */\n+#define LTSSM_TIMEOUT_US\t120000\t/* 120 ms */\n \n #define GEN3_GEN4_EQ_PRESET_INIT\t5\n \n@@ -1597,15 +1602,14 @@ static void tegra_pcie_dw_pme_turnoff(struct tegra_pcie_dw *pcie)\n \t\tdata &= ~APPL_CTRL_LTSSM_EN;\n \t\twritel(data, pcie->appl_base + APPL_CTRL);\n \n-\t\terr = readl_poll_timeout_atomic(pcie->appl_base + APPL_DEBUG,\n-\t\t\t\t\t\tdata,\n-\t\t\t\t\t\t((data &\n-\t\t\t\t\t\tAPPL_DEBUG_LTSSM_STATE_MASK) >>\n-\t\t\t\t\t\tAPPL_DEBUG_LTSSM_STATE_SHIFT) ==\n-\t\t\t\t\t\tLTSSM_STATE_PRE_DETECT,\n-\t\t\t\t\t\t1, LTSSM_TIMEOUT);\n+\t\terr = readl_poll_timeout(pcie->appl_base + APPL_DEBUG, data,\n+\t\t\t((data & APPL_DEBUG_LTSSM_STATE_MASK) == LTSSM_STATE_DETECT_QUIET) ||\n+\t\t\t((data & APPL_DEBUG_LTSSM_STATE_MASK) == LTSSM_STATE_DETECT_ACT) ||\n+\t\t\t((data & APPL_DEBUG_LTSSM_STATE_MASK) == LTSSM_STATE_PRE_DETECT_QUIET) ||\n+\t\t\t((data & APPL_DEBUG_LTSSM_STATE_MASK) == LTSSM_STATE_DETECT_WAIT),\n+\t\t\tLTSSM_DELAY_US, LTSSM_TIMEOUT_US);\n \t\tif (err)\n-\t\t\tdev_info(pcie->dev, \"Link didn't go to detect state\\n\");\n+\t\t\tdev_info(pcie->dev, \"LTSSM state: 0x%x detect timeout: %d\\n\", data, err);\n \t}\n \t/*\n \t * DBI registers may not be accessible after this as PLL-E would be\n@@ -1685,12 +1689,14 @@ static void pex_ep_event_pex_rst_assert(struct tegra_pcie_dw *pcie)\n \tappl_writel(pcie, val, APPL_CTRL);\n \n \tret = readl_poll_timeout(pcie->appl_base + APPL_DEBUG, val,\n-\t\t\t\t ((val & APPL_DEBUG_LTSSM_STATE_MASK) >>\n-\t\t\t\t APPL_DEBUG_LTSSM_STATE_SHIFT) ==\n-\t\t\t\t LTSSM_STATE_PRE_DETECT,\n-\t\t\t\t 1, LTSSM_TIMEOUT);\n+\t\t((val & APPL_DEBUG_LTSSM_STATE_MASK) == LTSSM_STATE_DETECT_QUIET) ||\n+\t\t((val & APPL_DEBUG_LTSSM_STATE_MASK) == LTSSM_STATE_DETECT_ACT) ||\n+\t\t((val & APPL_DEBUG_LTSSM_STATE_MASK) == LTSSM_STATE_PRE_DETECT_QUIET) ||\n+\t\t((val & APPL_DEBUG_LTSSM_STATE_MASK) == LTSSM_STATE_DETECT_WAIT) ||\n+\t\t((val & APPL_DEBUG_LTSSM_STATE_MASK) == LTSSM_STATE_L2_IDLE),\n+\t\tLTSSM_DELAY_US, LTSSM_TIMEOUT_US);\n \tif (ret)\n-\t\tdev_err(pcie->dev, \"Failed to go Detect state: %d\\n\", ret);\n+\t\tdev_info(pcie->dev, \"LTSSM state: 0x%x detect timeout: %d\\n\", val, ret);\n \n \treset_control_assert(pcie->core_rst);\n \n", "prefixes": [ "v8", "02/14" ] }