get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/2215411/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2215411,
    "url": "http://patchwork.ozlabs.org/api/patches/2215411/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260324151111.237411-8-peter.maydell@linaro.org/",
    "project": {
        "id": 14,
        "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api",
        "name": "QEMU Development",
        "link_name": "qemu-devel",
        "list_id": "qemu-devel.nongnu.org",
        "list_email": "qemu-devel@nongnu.org",
        "web_url": "",
        "scm_url": "",
        "webscm_url": "",
        "list_archive_url": "",
        "list_archive_url_format": "",
        "commit_url_format": ""
    },
    "msgid": "<20260324151111.237411-8-peter.maydell@linaro.org>",
    "list_archive_url": null,
    "date": "2026-03-24T15:11:07",
    "name": "[PULL,07/11] qdev: Add a SsidSizeMode property type",
    "commit_ref": null,
    "pull_url": null,
    "state": "not-applicable",
    "archived": false,
    "hash": "99b507f717c84288eba4ddf3e2c5c81da0c0443f",
    "submitter": {
        "id": 5111,
        "url": "http://patchwork.ozlabs.org/api/people/5111/?format=api",
        "name": "Peter Maydell",
        "email": "peter.maydell@linaro.org"
    },
    "delegate": null,
    "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260324151111.237411-8-peter.maydell@linaro.org/mbox/",
    "series": [
        {
            "id": 497302,
            "url": "http://patchwork.ozlabs.org/api/series/497302/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=497302",
            "date": "2026-03-24T15:11:00",
            "name": "[PULL,01/11] target/arm: fix s2prot not set for two-stage PMSA translations",
            "version": 1,
            "mbox": "http://patchwork.ozlabs.org/series/497302/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/patches/2215411/comments/",
    "check": "pending",
    "checks": "http://patchwork.ozlabs.org/api/patches/2215411/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>",
        "X-Original-To": "incoming@patchwork.ozlabs.org",
        "Delivered-To": "patchwork-incoming@legolas.ozlabs.org",
        "Authentication-Results": [
            "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=gZXOJeGv;\n\tdkim-atps=neutral",
            "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"
        ],
        "Received": [
            "from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fgD6T462sz1y1G\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 25 Mar 2026 02:12:17 +1100 (AEDT)",
            "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1w53Pt-0000rb-PX; Tue, 24 Mar 2026 11:11:37 -0400",
            "from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)\n id 1w53Pi-0000j1-Bf\n for qemu-devel@nongnu.org; Tue, 24 Mar 2026 11:11:27 -0400",
            "from mail-wr1-x434.google.com ([2a00:1450:4864:20::434])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)\n id 1w53Pg-0005DX-J5\n for qemu-devel@nongnu.org; Tue, 24 Mar 2026 11:11:26 -0400",
            "by mail-wr1-x434.google.com with SMTP id\n ffacd0b85a97d-43b44c0bcdbso5918511f8f.1\n for <qemu-devel@nongnu.org>; Tue, 24 Mar 2026 08:11:24 -0700 (PDT)",
            "from lanath.. (wildly.archaic.org.uk. [81.2.115.145])\n by smtp.gmail.com with ESMTPSA id\n ffacd0b85a97d-43b64717e97sm40781916f8f.35.2026.03.24.08.11.21\n for <qemu-devel@nongnu.org>\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Tue, 24 Mar 2026 08:11:21 -0700 (PDT)"
        ],
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1774365083; x=1774969883; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:to:from:from:to:cc:subject:date:message-id\n :reply-to; bh=Rgr2enp+qbVDThQZJFr+FEHlpspYgEBOwZezu1EGo0U=;\n b=gZXOJeGv4vl1fRQXZGy5xkzurHdhWXE5ANYrM7ryIXDlMK43C4zCfkL5dICEIfanNH\n 76XH2muODCDcHoy08CwCMkw9Ll020HWSwY8LLhh9dYcrc8rLm6S2o483AhOz40Iik6cV\n FsywMRpbTNt3l3pG8XEG35ugZFyT6Y4b1TOuhOvaciMSbHD4k3yiUSE+fFb4HygyD4Jk\n p0QznlpW2t9MBIW8negcC8sQoeN7KCpZKT56hWVVYSY4VnUUHgFMOrrv+FdUJ4uXL0st\n igPojhgD1vIIxsVa8SnHZh9u+vHQg7eFzBqB9IeXREs1fbLohU8dHbQGkWG6XMapgWUE\n JKCQ==",
        "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1774365083; x=1774969883;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:to:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=Rgr2enp+qbVDThQZJFr+FEHlpspYgEBOwZezu1EGo0U=;\n b=GsHwqsk0ACgrhl6XY5EK/MFdQJS0abBOefKDEzL2XA4zjdan7hhSCGpYZ3iCqr84w4\n SKlg+J0O3mkTwkecdC3tMWhfIF6ymfSAJNr4aapDyDCSUbhg7qSDuTe4QXNdueDOJEGQ\n UnZjBkDmkPn77s+gFaGNu3gPTQkWn+iJAV7qSUzf4mucBJUKO8Ort/fUuJTEIcOYoUfs\n YKTlpCLFX7sAyokIdln1HkrrNbgsrj3xFpSg6iaCnnSZBP5gOXtLCuWx20XKMxqH6deq\n WRAQC6bOEhfWgpgo0VYOpCvCC1CcYoX8rCyS+XD17YVlgCJRFSruoXUgI5/jOndkQELE\n 1RFA==",
        "X-Gm-Message-State": "AOJu0YyHuXes04gtikpKJdmtVRdze5uwyp/pLos9yPWQo4OPBgvIKaqd\n SnDeSFyDXzX8LvMUNsf8UY0lH8tk3bX+f+uHc1+Xw5GZJFkNC02xYjOodXJXZLh2xQoib4v/e5N\n eUzhcAjE=",
        "X-Gm-Gg": "ATEYQzxZ6GZ2csB8YU3jAYGlHG9yJtHiwGhp+DjOcvwcSl8ceasqiD0cSg6mCg6SCAF\n BPG7o7VcmPd3y+itdL4X2u+e8l8U/5NSyiUbMQc/FpZqp3h21a7ZDMtpRswXGJ8OphjDtaNaz92\n SlsWz23JURUNky0Z54elE/V/4Ssi7IA6lj++gQJCl69K+DpOw+D8tlPTMgey9FPWuoW9TO0wXvV\n evjjM9Y0ehJ8eq6Qg5JJWZUruOgiZbZhaUKEeuh5LVxjyUTwWhnS/4K8alS2AWN1Q+WRifnto57\n tq8/x4srND5HoeGvGXWHptSoj2oUPVDZPnCx6cdCSF/YNaE0NNQbmMbCyAFwDdvil9Hu2x7jMe8\n kK7nmakwfCYqFND3O4/KrCh+IrSvBb3xr0A+sVUJ+Q0bUbTYluKnfMOBPseGKc/p19ELBUlXZdi\n gcqCZJnUx+s5z3z/azmv0jJolGa4Daf1Rmcy+mODS/PUhYslXXqKEhAL3Oaoz0+1lDY8/Kg+L4O\n ejakRzhtRmrYRORKY03YpSr0zULayA=",
        "X-Received": "by 2002:a05:6000:2502:b0:439:d755:a895 with SMTP id\n ffacd0b85a97d-43b6426d7b8mr24914965f8f.42.1774365082829;\n Tue, 24 Mar 2026 08:11:22 -0700 (PDT)",
        "From": "Peter Maydell <peter.maydell@linaro.org>",
        "To": "qemu-devel@nongnu.org",
        "Subject": "[PULL 07/11] qdev: Add a SsidSizeMode property type",
        "Date": "Tue, 24 Mar 2026 15:11:07 +0000",
        "Message-ID": "<20260324151111.237411-8-peter.maydell@linaro.org>",
        "X-Mailer": "git-send-email 2.43.0",
        "In-Reply-To": "<20260324151111.237411-1-peter.maydell@linaro.org>",
        "References": "<20260324151111.237411-1-peter.maydell@linaro.org>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "Received-SPF": "pass client-ip=2a00:1450:4864:20::434;\n envelope-from=peter.maydell@linaro.org; helo=mail-wr1-x434.google.com",
        "X-Spam_score_int": "-20",
        "X-Spam_score": "-2.1",
        "X-Spam_bar": "--",
        "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no",
        "X-Spam_action": "no action",
        "X-BeenThere": "qemu-devel@nongnu.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "qemu development <qemu-devel.nongnu.org>",
        "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>",
        "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>",
        "List-Post": "<mailto:qemu-devel@nongnu.org>",
        "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>",
        "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>",
        "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org",
        "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"
    },
    "content": "From: Nathan Chen <nathanc@nvidia.com>\n\nIntroduce a new enum type property allowing to set a Substream ID size\nfor HW-accelerated smmuv3. Values are auto and 0..20. The auto value\nallows SSID size property to be derived from host IOMMU capabilities.\nA value of 0 disables SubstreamID, while non-zero values specify the\nSSID size in bits.\n\nReviewed-by: Eric Auger <eric.auger@redhat.com>\nTested-by: Eric Auger <eric.auger@redhat.com>\nTested-by: Shameer Kolothum <skolothumtho@nvidia.com>\nAcked-by: Markus Armbruster <armbru@redhat.com>\nSigned-off-by: Nathan Chen <nathanc@nvidia.com>\nMessage-id: 20260323182454.1416110-5-nathanc@nvidia.com\nSigned-off-by: Peter Maydell <peter.maydell@linaro.org>\n---\n hw/core/qdev-properties-system.c         | 14 ++++++++++++++\n include/hw/core/qdev-properties-system.h |  3 +++\n qapi/misc-arm.json                       | 16 ++++++++++++++++\n qapi/pragma.json                         |  1 +\n 4 files changed, 34 insertions(+)",
    "diff": "diff --git a/hw/core/qdev-properties-system.c b/hw/core/qdev-properties-system.c\nindex a402321f42..4aca1d4326 100644\n--- a/hw/core/qdev-properties-system.c\n+++ b/hw/core/qdev-properties-system.c\n@@ -18,6 +18,7 @@\n #include \"qapi/qapi-types-block.h\"\n #include \"qapi/qapi-types-machine.h\"\n #include \"qapi/qapi-types-migration.h\"\n+#include \"qapi/qapi-types-misc-arm.h\"\n #include \"qapi/qapi-visit-virtio.h\"\n #include \"qapi/qmp/qerror.h\"\n #include \"qemu/ctype.h\"\n@@ -723,6 +724,19 @@ const PropertyInfo qdev_prop_zero_page_detection = {\n     .set_default_value = qdev_propinfo_set_default_value_enum,\n };\n \n+/* --- SsidSizeMode --- */\n+\n+QEMU_BUILD_BUG_ON(sizeof(SsidSizeMode) != sizeof(int));\n+\n+const PropertyInfo qdev_prop_ssidsize_mode = {\n+    .type = \"SsidSizeMode\",\n+    .description = \"ssidsize mode: auto, 0-20\",\n+    .enum_table = &SsidSizeMode_lookup,\n+    .get = qdev_propinfo_get_enum,\n+    .set = qdev_propinfo_set_enum,\n+    .set_default_value = qdev_propinfo_set_default_value_enum,\n+};\n+\n /* --- Reserved Region --- */\n \n /*\ndiff --git a/include/hw/core/qdev-properties-system.h b/include/hw/core/qdev-properties-system.h\nindex ec21732ce5..4708885164 100644\n--- a/include/hw/core/qdev-properties-system.h\n+++ b/include/hw/core/qdev-properties-system.h\n@@ -14,6 +14,7 @@ extern const PropertyInfo qdev_prop_multifd_compression;\n extern const PropertyInfo qdev_prop_mig_mode;\n extern const PropertyInfo qdev_prop_granule_mode;\n extern const PropertyInfo qdev_prop_zero_page_detection;\n+extern const PropertyInfo qdev_prop_ssidsize_mode;\n extern const PropertyInfo qdev_prop_losttickpolicy;\n extern const PropertyInfo qdev_prop_blockdev_on_error;\n extern const PropertyInfo qdev_prop_bios_chs_trans;\n@@ -61,6 +62,8 @@ extern const PropertyInfo qdev_prop_virtio_gpu_output_list;\n #define DEFINE_PROP_ZERO_PAGE_DETECTION(_n, _s, _f, _d) \\\n     DEFINE_PROP_SIGNED(_n, _s, _f, _d, qdev_prop_zero_page_detection, \\\n                        ZeroPageDetection)\n+#define DEFINE_PROP_SSIDSIZE_MODE(_n, _s, _f, _d) \\\n+    DEFINE_PROP_SIGNED(_n, _s, _f, _d, qdev_prop_ssidsize_mode, SsidSizeMode)\n #define DEFINE_PROP_LOSTTICKPOLICY(_n, _s, _f, _d) \\\n     DEFINE_PROP_SIGNED(_n, _s, _f, _d, qdev_prop_losttickpolicy, \\\n                         LostTickPolicy)\ndiff --git a/qapi/misc-arm.json b/qapi/misc-arm.json\nindex f921d740f1..416b4240e2 100644\n--- a/qapi/misc-arm.json\n+++ b/qapi/misc-arm.json\n@@ -45,3 +45,19 @@\n #                     { \"version\": 3, \"emulated\": false, \"kernel\": true } ] }\n ##\n { 'command': 'query-gic-capabilities', 'returns': ['GICCapability'] }\n+\n+##\n+# @SsidSizeMode:\n+#\n+# SMMUv3 SubstreamID size configuration mode.\n+#\n+# @auto: derive from host IOMMU capabilities\n+#\n+# Values 0-20: SSIDSIZE value in bits.  0 disables SubstreamID.\n+#\n+# Since: 11.0\n+##\n+{ 'enum': 'SsidSizeMode',\n+  'data': [ 'auto', '0', '1', '2', '3', '4', '5', '6', '7', '8', '9',\n+            '10', '11', '12', '13', '14', '15', '16', '17', '18',\n+            '19', '20' ] } # order matters, see ssidsize_mode_to_value()\ndiff --git a/qapi/pragma.json b/qapi/pragma.json\nindex 193bc39059..24aebbe8f5 100644\n--- a/qapi/pragma.json\n+++ b/qapi/pragma.json\n@@ -68,6 +68,7 @@\n         'S390CpuEntitlement',\n         'S390CpuPolarization',\n         'S390CpuState',\n+        'SsidSizeMode',\n         'String',\n         'StringWrapper',\n         'SysEmuTarget',\n",
    "prefixes": [
        "PULL",
        "07/11"
    ]
}