Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2197060/?format=api
{ "id": 2197060, "url": "http://patchwork.ozlabs.org/api/patches/2197060/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260216225228.53959-3-philmd@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260216225228.53959-3-philmd@linaro.org>", "list_archive_url": null, "date": "2026-02-16T22:52:18", "name": "[02/11] target/sparc: Restore 'gdb-xml/sparc64-cp0.xml'", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "3050e372d2bf629d5807ff94cc775670b418ada7", "submitter": { "id": 85046, "url": "http://patchwork.ozlabs.org/api/people/85046/?format=api", "name": "Philippe Mathieu-Daudé", "email": "philmd@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260216225228.53959-3-philmd@linaro.org/mbox/", "series": [ { "id": 492361, "url": "http://patchwork.ozlabs.org/api/series/492361/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=492361", "date": "2026-02-16T22:52:16", "name": "monitor/hmp: Automatically handle gdb-xml exposed registers", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/492361/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2197060/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2197060/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=a9rY5x3e;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fFJ2r6GyLz1xwD\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 17 Feb 2026 09:53:08 +1100 (AEDT)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1vs7SW-0001oQ-RG; Mon, 16 Feb 2026 17:52:52 -0500", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1vs7SV-0001no-6l\n for qemu-devel@nongnu.org; Mon, 16 Feb 2026 17:52:51 -0500", "from mail-wr1-x442.google.com ([2a00:1450:4864:20::442])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1vs7ST-0006SQ-7u\n for qemu-devel@nongnu.org; Mon, 16 Feb 2026 17:52:50 -0500", "by mail-wr1-x442.google.com with SMTP id\n ffacd0b85a97d-436309f1ad7so2953686f8f.3\n for <qemu-devel@nongnu.org>; Mon, 16 Feb 2026 14:52:48 -0800 (PST)", "from localhost.localdomain (88-187-86-199.subs.proxad.net.\n [88.187.86.199]) by smtp.gmail.com with ESMTPSA id\n ffacd0b85a97d-43796a5acaasm27211976f8f.6.2026.02.16.14.52.45\n (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256);\n Mon, 16 Feb 2026 14:52:46 -0800 (PST)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1771282367; x=1771887167; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=e9RadEY770T8BkT80nF7ZFO+SaaJXMTONCcTkYs0sK4=;\n b=a9rY5x3e1nGjCmF5TBHm3q53odWbiLd5vGWi3pkAcBalSkIJcWHeL6WbhdqWfFzNLn\n kp2Ss4tc1by9idMWevoWyrN4TZi17AE5/cNjC98ganGyuc9t5rGQlnWSUfh/hx2+mdwY\n jlR8YvQdrYRnRxxtm1d6k05j39L9ojrklpd9IjuuZqH+ftHxcuvyka+t5MewJRkRlxxU\n Etzp9HVqVGFlZXfUJ1WhXDcGhFfeXADF82uuHMcXn9NQgI7FCU7csbkRgJIBUBEFGUqp\n ssSR2QEpYbe2gzShnMwy755YFL+HJR1o8YgxdCyadYlvOpcNR43ALiukSH5oAiG0kMeB\n leFw==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20230601; t=1771282367; x=1771887167;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=e9RadEY770T8BkT80nF7ZFO+SaaJXMTONCcTkYs0sK4=;\n b=wM8qsTNQ/gGDlgigWlmcDj9irmdgPS4Bg5Y1EVkMcUiiS/c2Rl4NEWwqLFKPhqZ+Y9\n uM9uCBMNvHSDiaFtZ5MlOrrGsdKN/HsD1maUemXxJ7iM7Gp2TLNdsmcYHec8H4cdxlQF\n ig6xQB6c3pXe3VB9o6YdCRctwNStd9TpfBdpJt5MRuICHz2rQdqRYLEF76LoD/yS6D6i\n yi2DtJGYFt27VCqrnNjZcUyzU+gCD6TNddhihI4zRyZ+Nuc4de1sdKTNOotihUS8er8E\n kdlNw364q/3B1dTXJzN+ignsR111u1Db2uZr5XMmxGxMDiA0L3BiqikgebaAn9HWyHIO\n vqZA==", "X-Gm-Message-State": "AOJu0Yw7uNhl4MVCxeMGe5hsX3p6yJu4bawr/C9o5GS+eknYxrsAOYmg\n Lwo0hWkKZ9R9EjiyO4zK8N9AOG54Abfibhs0dE8R15Lxz9ngFD6iPX8hOBE8Avh7LXh5DNzW/YB\n elmpRugA=", "X-Gm-Gg": "AZuq6aJOZTg7BGl7FqWh+MWxuoD4WfJgg1ue+yuATcprskR3BMOSKNlOS8JIJblr2G6\n sDWm0uXh13B98DB0lkdxtEDx/+HU+7+uOvsSjfcX7QA7FJqldCcqD2+5xV/WcKsbi5Gj3ypV1wK\n 5V3OEwDoKvYsBwP83AfDyfumhAQCv/qbdHEmkb3yTWwWfn7kiErsBYt+a2etg1mmYBfJ5oM+AhX\n wu+Wvk4dxAKBhuylTklV7N7DF3VxkVP+4bix7v6p3ADeiKLBBaA3OFEuRLQ9FhetM1NAoVrgyer\n uMFYBOVtBPl2Ik7htx12Od4B1W08GP8m/0wF6P0qrmc4/cSVFwpr8ZdhMJPIp/YsiY1EnKVEsU+\n WzBrBD7tOPpTSk5fRu5chS9Eorkx8o1ZYGxuQojXCEJgemKI9PE0IzQaI5MjFpmSGgTxEoJoBjd\n WV2bKCzeQ0iJkjerJmpgJHduVLLEKmNZSS5RZgc+yGteHuPpvawWys0iCcAj8auN0XIeiKuP72", "X-Received": "by 2002:a05:6000:1ace:b0:437:6963:a115 with SMTP id\n ffacd0b85a97d-4379dba6814mr17409563f8f.42.1771282367365;\n Mon, 16 Feb 2026 14:52:47 -0800 (PST)", "From": "=?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>", "To": "qemu-devel@nongnu.org", "Cc": "Laurent Vivier <laurent@vivier.eu>,\n \"Dr. David Alan Gilbert\" <dave@treblig.org>,\n Nicholas Piggin <npiggin@gmail.com>, Chinmay Rath <rathc@linux.ibm.com>,\n\t=?utf-8?q?Alex_Benn=C3=A9e?= <alex.bennee@linaro.org>,\n Zhao Liu <zhao1.liu@intel.com>,\n Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>,\n Pierrick Bouvier <pierrick.bouvier@linaro.org>,\n Artyom Tarasenko <atar4qemu@gmail.com>,\n Akihiko Odaki <odaki@rsg.ci.i.u-tokyo.ac.jp>,\n Gustavo Romero <gustavo.romero@linaro.org>,\n Paolo Bonzini <pbonzini@redhat.com>, unisono@quyllur.org, =?utf-8?q?Philipp?=\n\t=?utf-8?q?e_Mathieu-Daud=C3=A9?= <philmd@linaro.org>, qemu-ppc@nongnu.org", "Subject": "[PATCH 02/11] target/sparc: Restore 'gdb-xml/sparc64-cp0.xml'", "Date": "Mon, 16 Feb 2026 23:52:18 +0100", "Message-ID": "<20260216225228.53959-3-philmd@linaro.org>", "X-Mailer": "git-send-email 2.52.0", "In-Reply-To": "<20260216225228.53959-1-philmd@linaro.org>", "References": "<20260216225228.53959-1-philmd@linaro.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=UTF-8", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2a00:1450:4864:20::442;\n envelope-from=philmd@linaro.org; helo=mail-wr1-x442.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Restore gdb-xml/sparc64-cp0.xml from mainstream binutils, tag\n'binutils-2_46', found in the gdb/features/sparc/folder [*].\n\nExtract sparc_cp0_gdb_write_register() out of\nsparc_cpu_gdb_read_register() and sparc_cp0_gdb_write_register()\nout of sparc_cpu_gdb_write_register(), taking care to update the\nregister indexes in the switch cases.\n\nRegister these helpers with a call to gdb_register_coprocessor()\nin sparc_cpu_register_gdb_regs().\n\n[*] https://sourceware.org/git/?p=binutils-gdb.git;a=tree;f=gdb/features/sparc;hb=refs/tags/binutils-2_46\n\nSigned-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>\n---\n configs/targets/sparc64-linux-user.mak | 2 +-\n configs/targets/sparc64-softmmu.mak | 2 +-\n target/sparc/cpu.c | 2 +-\n target/sparc/gdbstub.c | 193 ++++++++++++++-----------\n gdb-xml/sparc64-core.xml | 7 -\n gdb-xml/sparc64-cp0.xml | 16 ++\n 6 files changed, 131 insertions(+), 91 deletions(-)\n create mode 100644 gdb-xml/sparc64-cp0.xml", "diff": "diff --git a/configs/targets/sparc64-linux-user.mak b/configs/targets/sparc64-linux-user.mak\nindex 3bbd8495210..930f7e13ab9 100644\n--- a/configs/targets/sparc64-linux-user.mak\n+++ b/configs/targets/sparc64-linux-user.mak\n@@ -4,6 +4,6 @@ TARGET_ABI_DIR=sparc\n TARGET_SYSTBL_ABI=common,64\n TARGET_SYSTBL=syscall.tbl\n TARGET_BIG_ENDIAN=y\n-TARGET_XML_FILES=gdb-xml/sparc64-core.xml\n+TARGET_XML_FILES=gdb-xml/sparc64-core.xml gdb-xml/sparc64-cp0.xml\n TARGET_LONG_BITS=64\n TARGET_NOT_USING_LEGACY_NATIVE_ENDIAN_API=y\ndiff --git a/configs/targets/sparc64-softmmu.mak b/configs/targets/sparc64-softmmu.mak\nindex 8a0290c2093..22e7f3c94a7 100644\n--- a/configs/targets/sparc64-softmmu.mak\n+++ b/configs/targets/sparc64-softmmu.mak\n@@ -1,7 +1,7 @@\n TARGET_ARCH=sparc64\n TARGET_BASE_ARCH=sparc\n TARGET_BIG_ENDIAN=y\n-TARGET_XML_FILES=gdb-xml/sparc64-core.xml\n+TARGET_XML_FILES=gdb-xml/sparc64-core.xml gdb-xml/sparc64-cp0.xml\n TARGET_LONG_BITS=64\n TARGET_NOT_USING_LEGACY_LDST_PHYS_API=y\n TARGET_NOT_USING_LEGACY_NATIVE_ENDIAN_API=y\ndiff --git a/target/sparc/cpu.c b/target/sparc/cpu.c\nindex f58d0298966..6f7b250abb3 100644\n--- a/target/sparc/cpu.c\n+++ b/target/sparc/cpu.c\n@@ -1094,7 +1094,7 @@ static void sparc_cpu_class_init(ObjectClass *oc, const void *data)\n \n #if defined(TARGET_SPARC64) && !defined(TARGET_ABI32)\n cc->gdb_core_xml_file = \"sparc64-core.xml\";\n- cc->gdb_num_core_regs = 86;\n+ cc->gdb_num_core_regs = 80;\n #else\n cc->gdb_num_core_regs = 72;\n #endif\ndiff --git a/target/sparc/gdbstub.c b/target/sparc/gdbstub.c\nindex 79d661fbc10..bdd759dd0a9 100644\n--- a/target/sparc/gdbstub.c\n+++ b/target/sparc/gdbstub.c\n@@ -18,6 +18,7 @@\n * License along with this library; if not, see <http://www.gnu.org/licenses/>.\n */\n #include \"qemu/osdep.h\"\n+#include \"exec/gdbstub.h\"\n #include \"cpu.h\"\n #include \"gdbstub/helpers.h\"\n \n@@ -48,27 +49,6 @@ int sparc_cpu_gdb_read_register(CPUState *cs, GByteArray *mem_buf, int n)\n return gdb_get_reg32(mem_buf, env->fpr[(n - 32) / 2].l.upper);\n }\n }\n- /* Y, PSR, WIM, TBR, PC, NPC, FPSR, CPSR */\n- switch (n) {\n- case 64:\n- return gdb_get_rega(mem_buf, env->y);\n- case 65:\n- return gdb_get_rega(mem_buf, cpu_get_psr(env));\n- case 66:\n- return gdb_get_rega(mem_buf, env->wim);\n- case 67:\n- return gdb_get_rega(mem_buf, env->tbr);\n- case 68:\n- return gdb_get_rega(mem_buf, env->pc);\n- case 69:\n- return gdb_get_rega(mem_buf, env->npc);\n- case 70:\n- return gdb_get_rega(mem_buf, cpu_get_fsr(env));\n- case 71:\n- return gdb_get_rega(mem_buf, 0); /* csr */\n- default:\n- return gdb_get_rega(mem_buf, 0);\n- }\n #else\n if (n < 64) {\n /* f0-f31 */\n@@ -87,21 +67,51 @@ int sparc_cpu_gdb_read_register(CPUState *cs, GByteArray *mem_buf, int n)\n */\n return gdb_get_reg64(mem_buf, env->fpr[(n - 64) + 16].ll);\n }\n+#endif\n+ return 0;\n+}\n+\n+__attribute__((unused))\n+static int sparc_cp0_gdb_read_register(CPUState *cs, GByteArray *mem_buf, int n)\n+{\n+ CPUSPARCState *env = cpu_env(cs);\n+\n+#if defined(TARGET_ABI32) || !defined(TARGET_SPARC64)\n+ /* Y, PSR, WIM, TBR, PC, NPC, FPSR, CPSR */\n switch (n) {\n- case 80:\n+ case 0:\n+ return gdb_get_rega(mem_buf, env->y);\n+ case 1:\n+ return gdb_get_rega(mem_buf, cpu_get_psr(env));\n+ case 2:\n+ return gdb_get_rega(mem_buf, env->wim);\n+ case 3:\n+ return gdb_get_rega(mem_buf, env->tbr);\n+ case 4:\n+ return gdb_get_rega(mem_buf, env->pc);\n+ case 5:\n+ return gdb_get_rega(mem_buf, env->npc);\n+ case 6:\n+ return gdb_get_rega(mem_buf, cpu_get_fsr(env));\n+ case 7:\n+ return gdb_get_rega(mem_buf, 0); /* csr */\n+ }\n+#else\n+ switch (n) {\n+ case 0:\n return gdb_get_regl(mem_buf, env->pc);\n- case 81:\n+ case 1:\n return gdb_get_regl(mem_buf, env->npc);\n- case 82:\n+ case 2:\n return gdb_get_regl(mem_buf, (cpu_get_ccr(env) << 32) |\n ((env->asi & 0xff) << 24) |\n ((env->pstate & 0xfff) << 8) |\n cpu_get_cwp64(env));\n- case 83:\n+ case 3:\n return gdb_get_regl(mem_buf, cpu_get_fsr(env));\n- case 84:\n+ case 4:\n return gdb_get_regl(mem_buf, env->fprs);\n- case 85:\n+ case 5:\n return gdb_get_regl(mem_buf, env->y);\n }\n #endif\n@@ -138,33 +148,6 @@ int sparc_cpu_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)\n } else {\n env->fpr[(n - 32) / 2].l.upper = tmp;\n }\n- } else {\n- /* Y, PSR, WIM, TBR, PC, NPC, FPSR, CPSR */\n- switch (n) {\n- case 64:\n- env->y = tmp;\n- break;\n- case 65:\n- cpu_put_psr(env, tmp);\n- break;\n- case 66:\n- env->wim = tmp;\n- break;\n- case 67:\n- env->tbr = tmp;\n- break;\n- case 68:\n- env->pc = tmp;\n- break;\n- case 69:\n- env->npc = tmp;\n- break;\n- case 70:\n- cpu_put_fsr(env, tmp);\n- break;\n- default:\n- return 0;\n- }\n }\n return 4;\n #else\n@@ -185,32 +168,77 @@ int sparc_cpu_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)\n * n == 79: f62 : env->fpr[31]\n */\n env->fpr[(n - 64) + 16].ll = tmp;\n- } else {\n- switch (n) {\n- case 80:\n- env->pc = tmp;\n- break;\n- case 81:\n- env->npc = tmp;\n- break;\n- case 82:\n- cpu_put_ccr(env, tmp >> 32);\n- env->asi = (tmp >> 24) & 0xff;\n- env->pstate = (tmp >> 8) & 0xfff;\n- cpu_put_cwp64(env, tmp & 0xff);\n- break;\n- case 83:\n- cpu_put_fsr(env, tmp);\n- break;\n- case 84:\n- env->fprs = tmp;\n- break;\n- case 85:\n- env->y = tmp;\n- break;\n- default:\n- return 0;\n- }\n+ }\n+ return 8;\n+#endif\n+}\n+\n+__attribute__((unused))\n+static int sparc_cp0_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)\n+{\n+ CPUSPARCState *env = cpu_env(cs);\n+\n+#if defined(TARGET_ABI32) || !defined(TARGET_SPARC64)\n+ uint32_t tmp;\n+\n+ tmp = ldl_p(mem_buf);\n+\n+ /* Y, PSR, WIM, TBR, PC, NPC, FPSR, CPSR */\n+ switch (n) {\n+ case 0:\n+ env->y = tmp;\n+ break;\n+ case 1:\n+ cpu_put_psr(env, tmp);\n+ break;\n+ case 2:\n+ env->wim = tmp;\n+ break;\n+ case 3:\n+ env->tbr = tmp;\n+ break;\n+ case 4:\n+ env->pc = tmp;\n+ break;\n+ case 5:\n+ env->npc = tmp;\n+ break;\n+ case 6:\n+ cpu_put_fsr(env, tmp);\n+ break;\n+ default:\n+ return 0;\n+ }\n+ return 4;\n+#else\n+ uint64_t tmp;\n+\n+ tmp = ldq_p(mem_buf);\n+\n+ switch (n) {\n+ case 0:\n+ env->pc = tmp;\n+ break;\n+ case 1:\n+ env->npc = tmp;\n+ break;\n+ case 2:\n+ cpu_put_ccr(env, tmp >> 32);\n+ env->asi = (tmp >> 24) & 0xff;\n+ env->pstate = (tmp >> 8) & 0xfff;\n+ cpu_put_cwp64(env, tmp & 0xff);\n+ break;\n+ case 3:\n+ cpu_put_fsr(env, tmp);\n+ break;\n+ case 4:\n+ env->fprs = tmp;\n+ break;\n+ case 5:\n+ env->y = tmp;\n+ break;\n+ default:\n+ return 0;\n }\n return 8;\n #endif\n@@ -221,6 +249,9 @@ void sparc_cpu_register_gdb_regs(CPUState *cs)\n #if defined(TARGET_ABI32) || !defined(TARGET_SPARC64)\n /* Not yet supported */\n #else\n- /* Not yet supported */\n+ gdb_register_coprocessor(cs, sparc_cp0_gdb_read_register,\n+ sparc_cp0_gdb_write_register,\n+ gdb_find_static_feature(\"sparc64-cp0.xml\"),\n+ 0);\n #endif\n }\ndiff --git a/gdb-xml/sparc64-core.xml b/gdb-xml/sparc64-core.xml\nindex 375b9bb0cc6..1c26d8c01c1 100644\n--- a/gdb-xml/sparc64-core.xml\n+++ b/gdb-xml/sparc64-core.xml\n@@ -89,11 +89,4 @@\n <reg name=\"f58\" bitsize=\"64\" type=\"ieee_double\" regnum=\"77\"/>\n <reg name=\"f60\" bitsize=\"64\" type=\"ieee_double\" regnum=\"78\"/>\n <reg name=\"f62\" bitsize=\"64\" type=\"ieee_double\" regnum=\"79\"/>\n-\n- <reg name=\"pc\" bitsize=\"64\" type=\"code_ptr\" regnum=\"80\"/>\n- <reg name=\"npc\" bitsize=\"64\" type=\"code_ptr\" regnum=\"81\"/>\n- <reg name=\"state\" bitsize=\"64\" type=\"uint64\" regnum=\"82\"/>\n- <reg name=\"fsr\" bitsize=\"64\" type=\"uint64\" regnum=\"83\"/>\n- <reg name=\"fprs\" bitsize=\"64\" type=\"uint64\" regnum=\"84\"/>\n- <reg name=\"y\" bitsize=\"64\" type=\"uint64\" regnum=\"85\"/>\n </feature>\ndiff --git a/gdb-xml/sparc64-cp0.xml b/gdb-xml/sparc64-cp0.xml\nnew file mode 100644\nindex 00000000000..9b938dc7ecc\n--- /dev/null\n+++ b/gdb-xml/sparc64-cp0.xml\n@@ -0,0 +1,16 @@\n+<?xml version=\"1.0\"?>\n+<!-- Copyright (C) 2013-2026 Free Software Foundation, Inc.\n+\n+ Copying and distribution of this file, with or without modification,\n+ are permitted in any medium without royalty provided the copyright\n+ notice and this notice are preserved. -->\n+\n+<!DOCTYPE feature SYSTEM \"gdb-target.dtd\">\n+<feature name=\"org.gnu.gdb.sparc.cp0\">\n+ <reg name=\"pc\" bitsize=\"64\" type=\"code_ptr\" regnum=\"80\"/>\n+ <reg name=\"npc\" bitsize=\"64\" type=\"code_ptr\" regnum=\"81\"/>\n+ <reg name=\"state\" bitsize=\"64\" type=\"uint64\" regnum=\"82\"/>\n+ <reg name=\"fsr\" bitsize=\"64\" type=\"uint64\" regnum=\"83\"/>\n+ <reg name=\"fprs\" bitsize=\"64\" type=\"uint64\" regnum=\"84\"/>\n+ <reg name=\"y\" bitsize=\"64\" type=\"uint64\" regnum=\"85\"/>\n+</feature>\n", "prefixes": [ "02/11" ] }