Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2196944/?format=api
{ "id": 2196944, "url": "http://patchwork.ozlabs.org/api/patches/2196944/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260216-phys_addr-v5-3-29d522f1339c@rev.ng/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260216-phys_addr-v5-3-29d522f1339c@rev.ng>", "list_archive_url": null, "date": "2026-02-16T16:28:40", "name": "[v5,3/7] target/i386: Drop physical address range checks", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "e29bd60b6f8dd4ee66d08bdaef7d172c379839c4", "submitter": { "id": 92408, "url": "http://patchwork.ozlabs.org/api/people/92408/?format=api", "name": "Anton Johansson", "email": "anjo@rev.ng" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260216-phys_addr-v5-3-29d522f1339c@rev.ng/mbox/", "series": [ { "id": 492329, "url": "http://patchwork.ozlabs.org/api/series/492329/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=492329", "date": "2026-02-16T16:28:43", "name": "[v5,1/7] target/hppa: Define PA[20|1X] physical address space size", "version": 5, "mbox": "http://patchwork.ozlabs.org/series/492329/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2196944/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2196944/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (1024-bit key;\n unprotected) header.d=rev.ng header.i=@rev.ng header.a=rsa-sha256\n header.s=dkim header.b=HGIGYP1K;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fF7Sf27dbz1xwF\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 17 Feb 2026 03:26:26 +1100 (AEDT)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1vs1Pa-0008Uh-I1; Mon, 16 Feb 2026 11:25:26 -0500", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <anjo@rev.ng>) id 1vs1PX-0008Sa-U7\n for qemu-devel@nongnu.org; Mon, 16 Feb 2026 11:25:24 -0500", "from rev.ng ([94.130.142.21])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <anjo@rev.ng>) id 1vs1PW-0002nw-FA\n for qemu-devel@nongnu.org; Mon, 16 Feb 2026 11:25:23 -0500" ], "DKIM-Signature": "v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=rev.ng;\n s=dkim; h=Cc:To:In-Reply-To:References:Message-Id:Content-Transfer-Encoding:\n Content-Type:MIME-Version:Subject:Date:From:Sender:Reply-To:Content-ID:\n Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc\n :Resent-Message-ID:List-Id:List-Help:List-Unsubscribe:List-Subscribe:\n List-Post:List-Owner:List-Archive:List-Unsubscribe:List-Unsubscribe-Post:\n List-Help; bh=j4vUtF2bTSisfTwWKQKqiQ0VOxfjv/5QD100QYYlQKQ=; b=HGIGYP1KUEk0m9Y\n cTGpSy7x4qZ6urVosBcQNIjBnlLJpwiIF8Jpm/E6nHUXGCYrccFHsA8r3qbbRIgsluP+VpDs4/9Q+\n v5r96C72yagmVgx1X9lqCpqEHWpmR6XGHauMzDeFud4zkBywASeBDpi5GsSkpRXEzoh06/wk31uSc\n Cg=;", "Date": "Mon, 16 Feb 2026 17:28:40 +0100", "Subject": "[PATCH v5 3/7] target/i386: Drop physical address range checks", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "7bit", "Message-Id": "<20260216-phys_addr-v5-3-29d522f1339c@rev.ng>", "References": "<20260216-phys_addr-v5-0-29d522f1339c@rev.ng>", "In-Reply-To": "<20260216-phys_addr-v5-0-29d522f1339c@rev.ng>", "To": "qemu-devel@nongnu.org", "Cc": "=?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>,\n Richard Henderson <richard.henderson@linaro.org>,\n Helge Deller <deller@gmx.de>, Paolo Bonzini <pbonzini@redhat.com>,\n Song Gao <gaosong@loongson.cn>, Bibo Mao <maobibo@loongson.cn>,\n Palmer Dabbelt <palmer@dabbelt.com>,\n Alistair Francis <alistair.francis@wdc.com>,\n Brian Cain <brian.cain@oss.qualcomm.com>,\n Chao Liu <chao.liu.zevorn@gmail.com>, Anton Johansson <anjo@rev.ng>", "X-Developer-Signature": "v=1; a=ed25519-sha256; t=1771259334; l=2321;\n i=anjo@rev.ng; s=20260210; h=from:subject:message-id;\n bh=i23GXQKeS9TedGL1KxSFVh/SZoh3QgE6FHYttgcvJN4=;\n b=bkCKGY5acKgH91lIRJJTniRvHnP27h3p2gPXCE3TceHFXqtlXlFZE/BeqYYTpbyetrBc6tOgf\n Ux58QHTNd1oCg5Ncm/TMyKMSk9VNz0xwYgeJnkoZQdHiAKJAkcRuv0L", "X-Developer-Key": "i=anjo@rev.ng; a=ed25519;\n pk=dKsZvj/g3kgDxnV1/SWg8a0YNGSpWtFGNsWIepQYKow=", "Received-SPF": "pass client-ip=94.130.142.21; envelope-from=anjo@rev.ng;\n helo=rev.ng", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001, RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001,\n SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Reply-to": "Anton Johansson <anjo@rev.ng>", "From": "Anton Johansson via qemu development <qemu-devel@nongnu.org>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Since TARGET_PHYS_ADDR_SPACE_BITS is now fixed to 64 bits for all\ntargets we can remove range checks on cpu->phys_bits and\nTCG_PHYS_ADDR_BITS.\n\nReviewed-by: Richard Henderson <richard.henderson@linaro.org>\nSigned-off-by: Anton Johansson <anjo@rev.ng>\n---\n target/i386/tcg/helper-tcg.h | 2 --\n target/i386/cpu.c | 9 +++------\n target/i386/kvm/kvm.c | 3 +--\n 3 files changed, 4 insertions(+), 10 deletions(-)", "diff": "diff --git a/target/i386/tcg/helper-tcg.h b/target/i386/tcg/helper-tcg.h\nindex e41cbda407..f4b2ff740d 100644\n--- a/target/i386/tcg/helper-tcg.h\n+++ b/target/i386/tcg/helper-tcg.h\n@@ -31,8 +31,6 @@\n # define TCG_PHYS_ADDR_BITS 36\n #endif\n \n-QEMU_BUILD_BUG_ON(TCG_PHYS_ADDR_BITS > TARGET_PHYS_ADDR_SPACE_BITS);\n-\n /**\n * x86_cpu_do_interrupt:\n * @cpu: vCPU the interrupt is to be handled by.\ndiff --git a/target/i386/cpu.c b/target/i386/cpu.c\nindex eaa01438c1..9b9ed2d1e3 100644\n--- a/target/i386/cpu.c\n+++ b/target/i386/cpu.c\n@@ -9941,12 +9941,9 @@ static void x86_cpu_realizefn(DeviceState *dev, Error **errp)\n * accel-specific code in cpu_exec_realizefn.\n */\n if (env->features[FEAT_8000_0001_EDX] & CPUID_EXT2_LM) {\n- if (cpu->phys_bits &&\n- (cpu->phys_bits > TARGET_PHYS_ADDR_SPACE_BITS ||\n- cpu->phys_bits < 32)) {\n- error_setg(errp, \"phys-bits should be between 32 and %u \"\n- \" (but is %u)\",\n- TARGET_PHYS_ADDR_SPACE_BITS, cpu->phys_bits);\n+ if (cpu->phys_bits && cpu->phys_bits < 32) {\n+ error_setg(errp, \"phys-bits should be at least 32\"\n+ \" (but is %u)\", cpu->phys_bits);\n return;\n }\n /*\ndiff --git a/target/i386/kvm/kvm.c b/target/i386/kvm/kvm.c\nindex 9f1a4d4cbb..3b66ec8c42 100644\n--- a/target/i386/kvm/kvm.c\n+++ b/target/i386/kvm/kvm.c\n@@ -4983,8 +4983,7 @@ static int kvm_get_msrs(X86CPU *cpu)\n */\n \n if (cpu->fill_mtrr_mask) {\n- QEMU_BUILD_BUG_ON(TARGET_PHYS_ADDR_SPACE_BITS > 52);\n- assert(cpu->phys_bits <= TARGET_PHYS_ADDR_SPACE_BITS);\n+ assert(cpu->phys_bits <= 52);\n mtrr_top_bits = MAKE_64BIT_MASK(cpu->phys_bits, 52 - cpu->phys_bits);\n } else {\n mtrr_top_bits = 0;\n", "prefixes": [ "v5", "3/7" ] }