get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/2196652/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2196652,
    "url": "http://patchwork.ozlabs.org/api/patches/2196652/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260215220422.212249-2-ltaylorsimpson@gmail.com/",
    "project": {
        "id": 14,
        "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api",
        "name": "QEMU Development",
        "link_name": "qemu-devel",
        "list_id": "qemu-devel.nongnu.org",
        "list_email": "qemu-devel@nongnu.org",
        "web_url": "",
        "scm_url": "",
        "webscm_url": "",
        "list_archive_url": "",
        "list_archive_url_format": "",
        "commit_url_format": ""
    },
    "msgid": "<20260215220422.212249-2-ltaylorsimpson@gmail.com>",
    "list_archive_url": null,
    "date": "2026-02-15T22:04:15",
    "name": "[v2,1/8] Hexagon (target/hexagon) Properly handle Hexagon CPU version",
    "commit_ref": null,
    "pull_url": null,
    "state": "new",
    "archived": false,
    "hash": "dbac7a3dd6a9a55a307ec66abc4030148fcc201b",
    "submitter": {
        "id": 86757,
        "url": "http://patchwork.ozlabs.org/api/people/86757/?format=api",
        "name": "Taylor Simpson",
        "email": "ltaylorsimpson@gmail.com"
    },
    "delegate": null,
    "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260215220422.212249-2-ltaylorsimpson@gmail.com/mbox/",
    "series": [
        {
            "id": 492234,
            "url": "http://patchwork.ozlabs.org/api/series/492234/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=492234",
            "date": "2026-02-15T22:04:17",
            "name": "Hexagon (target/hexagon) Check opcodes versions",
            "version": 2,
            "mbox": "http://patchwork.ozlabs.org/series/492234/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/patches/2196652/comments/",
    "check": "pending",
    "checks": "http://patchwork.ozlabs.org/api/patches/2196652/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>",
        "X-Original-To": "incoming@patchwork.ozlabs.org",
        "Delivered-To": "patchwork-incoming@legolas.ozlabs.org",
        "Authentication-Results": [
            "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20230601 header.b=afQ8rXxt;\n\tdkim-atps=neutral",
            "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"
        ],
        "Received": [
            "from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fDg2D6MdNz1xpY\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 16 Feb 2026 09:05:24 +1100 (AEDT)",
            "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1vrkEJ-0005XA-3z; Sun, 15 Feb 2026 17:04:39 -0500",
            "from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <ltaylorsimpson@gmail.com>)\n id 1vrkEF-0005Ve-Ez\n for qemu-devel@nongnu.org; Sun, 15 Feb 2026 17:04:35 -0500",
            "from mail-oi1-x236.google.com ([2607:f8b0:4864:20::236])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <ltaylorsimpson@gmail.com>)\n id 1vrkED-00051h-J9\n for qemu-devel@nongnu.org; Sun, 15 Feb 2026 17:04:34 -0500",
            "by mail-oi1-x236.google.com with SMTP id\n 5614622812f47-45f053b7b90so1737449b6e.0\n for <qemu-devel@nongnu.org>; Sun, 15 Feb 2026 14:04:28 -0800 (PST)",
            "from taylor-ubuntu.. (c-67-172-136-152.hsd1.co.comcast.net.\n [67.172.136.152]) by smtp.gmail.com with ESMTPSA id\n 586e51a60fabf-40eaf101db0sm13556664fac.12.2026.02.15.14.04.25\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Sun, 15 Feb 2026 14:04:25 -0800 (PST)"
        ],
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20230601; t=1771193066; x=1771797866; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=aBj+PJapUP53A+URWnuk2XhCH08ytxjfqnXbU+6yJx4=;\n b=afQ8rXxtdwTMEh8oZIcFS2KanNCJ2A+2ewp//Gqv2ENKCHOiN0/046aMoH1mAPmXhM\n dFUPSut2imPr8IlHI5FIW7RH2KTlkcDA64mTGCVVZzoQpOPKBxzVPkS/qVLrRH9uZyK4\n g6SNtwtxOPcpgmQAGpNeSEPn+G5EPJYPm+FjCElq3r2HgI+JQDB2bnP9t79Wz9X1z8cq\n zRUoDmP/WnYnNxa9Yu1KoBOwjT8Z/aRnUZuFO0pARHwg97I5tqVD6EEAOw5XlE45/TO9\n Xz/SDdtvZm0i1a08tzvAmR8D+itwUExO5F9waIm4+2TPGaPIC/vnXJtVFyh8fmPSJbZ/\n v2iQ==",
        "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20230601; t=1771193066; x=1771797866;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=aBj+PJapUP53A+URWnuk2XhCH08ytxjfqnXbU+6yJx4=;\n b=O9LrWDdQ76F2oxfjAGyv440nPgElyKrSlcf1GSMo3gHIge8d6rmWRXkWttQrS+to+Z\n Z1bc0VP4lWFBY19vYWaP3AnIVpH/YI8yEgRiou5i4ZdsNNpxXIhIXEaE4FbX7gudzuNv\n OeFSb1jqFfJud+WSfLpHf7V57M0SOQzHbog98wvxc+Xg9InqCyVR/U0enQZ7CBdwVxsE\n 2ew0noMGAehc8AFM5K5divmyK7j2aTnctlp1JAfK7m/zAWv1krIpFSfcKGC0Zmv1eSP8\n Q9ImyB4cjWFR/uUs7/xo9PbkZjsXz9OTtp4ytkUAOVcC/7We0FyoDyxOuMy2X9BWgpPu\n 6gXA==",
        "X-Gm-Message-State": "AOJu0YzhF2PxLf5yWo6AU2ohettqNb1yJwlr+WLcDm6ZzMN+5ufnihLy\n 9WVKamH1x3ZFXRpvRNfMaDKzymdDaOW8bz8T1UGLXsYCUNVo5rAemfDSWxma9Q==",
        "X-Gm-Gg": "AZuq6aITVuQfNxjNw9KamPe1oiY7TjoWlj9YkVucHqEDfh9KO7tYJMxE0Jd09vo7913\n X2Rc87zjazls8TsZjkHSC79GpsRwvR5bDv12gDgjJO+0bu3fNwk3mmnlhGhaSHyEPYaO0zSVY3i\n zGOZ488n5BWwZHk2L5FhELhppQDhyQ7FjrPjV4eH65ln32t5/w12Xm93rxkHGusbConH1KghPm4\n F1i0GDtjnp8A904ngoUfYPmzgJiP83n3eg8qO3zp8GgAcxKmhr4y49hnJYH2uO/gz9cWNI0U3IW\n YaCIhHMfG7QewYVlLilYYzwB5GIxE/8jH3h69jtn1B/tbyme63YcDoKMbVguRjXAQ0n0j1X4/ou\n pQx8WTg7kdJoiRhf84BP34bOCiTGjna+wC5i6gQOH2/7v9UVmtbgiwFMR/iMxkbNkdw3/JtxYmD\n gp7xMv5w+ih/mSINaiPBSnIE6PtOuX2o0Fp9R40fo5yheWzUeeIIlGKjqAvZsM7AmhH/m+XeHd2\n JqusPUxBosK2VjI",
        "X-Received": "by 2002:a05:6808:5142:b0:462:de55:9d48 with SMTP id\n 5614622812f47-4639ef195e7mr3830356b6e.1.1771193066372;\n Sun, 15 Feb 2026 14:04:26 -0800 (PST)",
        "From": "Taylor Simpson <ltaylorsimpson@gmail.com>",
        "To": "qemu-devel@nongnu.org",
        "Cc": "brian.cain@oss.qualcomm.com, matheus.bernardino@oss.qualcomm.com,\n sid.manning@oss.qualcomm.com, marco.liebel@oss.qualcomm.com,\n richard.henderson@linaro.org, philmd@linaro.org, ale@rev.ng, anjo@rev.ng,\n ltaylorsimpson@gmail.com",
        "Subject": "[PATCH v2 1/8] Hexagon (target/hexagon) Properly handle Hexagon CPU\n version",
        "Date": "Sun, 15 Feb 2026 15:04:15 -0700",
        "Message-ID": "<20260215220422.212249-2-ltaylorsimpson@gmail.com>",
        "X-Mailer": "git-send-email 2.43.0",
        "In-Reply-To": "<20260215220422.212249-1-ltaylorsimpson@gmail.com>",
        "References": "<20260215220422.212249-1-ltaylorsimpson@gmail.com>",
        "MIME-Version": "1.0",
        "Content-Type": "text/plain; charset=\"utf-8\"",
        "Content-Transfer-Encoding": "8bit",
        "Received-SPF": "pass client-ip=2607:f8b0:4864:20::236;\n envelope-from=ltaylorsimpson@gmail.com; helo=mail-oi1-x236.google.com",
        "X-Spam_score_int": "-20",
        "X-Spam_score": "-2.1",
        "X-Spam_bar": "--",
        "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no",
        "X-Spam_action": "no action",
        "X-BeenThere": "qemu-devel@nongnu.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "qemu development <qemu-devel.nongnu.org>",
        "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>",
        "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>",
        "List-Post": "<mailto:qemu-devel@nongnu.org>",
        "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>",
        "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>",
        "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org",
        "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"
    },
    "content": "Add the following CPU versions that were previously missing\n    v5\n    v55\n    v60\n    v61\n    v62\n    v65\n\nCreate an enum with the known Hexagon CPU versions\nAdd a field to HexagonCPUClass to note the Hexagon CPU version\n\nCo-authored-by: Matheus Tavares Bernardino <matheus.bernardino@oss.qualcomm.com>\nCo-authored-by: Brian Cain <brian.cain@oss.qualcomm.com>\nSigned-off-by: Taylor Simpson <ltaylorsimpson@gmail.com>\n---\n target/hexagon/cpu-qom.h | 23 +++++++++++++++++++++++\n target/hexagon/cpu.h     |  2 ++\n target/hexagon/cpu.c     | 28 ++++++++++++++++++++++------\n 3 files changed, 47 insertions(+), 6 deletions(-)",
    "diff": "diff --git a/target/hexagon/cpu-qom.h b/target/hexagon/cpu-qom.h\nindex 0b149bd5fe..d2f98c683a 100644\n--- a/target/hexagon/cpu-qom.h\n+++ b/target/hexagon/cpu-qom.h\n@@ -11,11 +11,34 @@\n \n #include \"hw/core/cpu.h\"\n \n+typedef enum {\n+    HEX_VER_NONE = 0x00,\n+    HEX_VER_V5 = 0x04,\n+    HEX_VER_V55 = 0x05,\n+    HEX_VER_V60 = 0x60,\n+    HEX_VER_V61 = 0x61,\n+    HEX_VER_V62 = 0x62,\n+    HEX_VER_V65 = 0x65,\n+    HEX_VER_V66 = 0x66,\n+    HEX_VER_V67 = 0x67,\n+    HEX_VER_V68 = 0x68,\n+    HEX_VER_V69 = 0x69,\n+    HEX_VER_V71 = 0x71,\n+    HEX_VER_V73 = 0x73,\n+    HEX_VER_ANY = 0xff,\n+} HexagonVersion;\n+\n #define TYPE_HEXAGON_CPU \"hexagon-cpu\"\n \n #define HEXAGON_CPU_TYPE_SUFFIX \"-\" TYPE_HEXAGON_CPU\n #define HEXAGON_CPU_TYPE_NAME(name) (name HEXAGON_CPU_TYPE_SUFFIX)\n \n+#define TYPE_HEXAGON_CPU_V5 HEXAGON_CPU_TYPE_NAME(\"v5\")\n+#define TYPE_HEXAGON_CPU_V55 HEXAGON_CPU_TYPE_NAME(\"v55\")\n+#define TYPE_HEXAGON_CPU_V60 HEXAGON_CPU_TYPE_NAME(\"v60\")\n+#define TYPE_HEXAGON_CPU_V61 HEXAGON_CPU_TYPE_NAME(\"v61\")\n+#define TYPE_HEXAGON_CPU_V62 HEXAGON_CPU_TYPE_NAME(\"v62\")\n+#define TYPE_HEXAGON_CPU_V65 HEXAGON_CPU_TYPE_NAME(\"v65\")\n #define TYPE_HEXAGON_CPU_V66 HEXAGON_CPU_TYPE_NAME(\"v66\")\n #define TYPE_HEXAGON_CPU_V67 HEXAGON_CPU_TYPE_NAME(\"v67\")\n #define TYPE_HEXAGON_CPU_V68 HEXAGON_CPU_TYPE_NAME(\"v68\")\ndiff --git a/target/hexagon/cpu.h b/target/hexagon/cpu.h\nindex 85afd59277..2b8e761c4d 100644\n--- a/target/hexagon/cpu.h\n+++ b/target/hexagon/cpu.h\n@@ -117,6 +117,8 @@ typedef struct HexagonCPUClass {\n \n     DeviceRealize parent_realize;\n     ResettablePhases parent_phases;\n+\n+    HexagonVersion hex_version;\n } HexagonCPUClass;\n \n struct ArchCPU {\ndiff --git a/target/hexagon/cpu.c b/target/hexagon/cpu.c\nindex 58a22ee41f..09a0de3c2f 100644\n--- a/target/hexagon/cpu.c\n+++ b/target/hexagon/cpu.c\n@@ -27,12 +27,22 @@\n #include \"exec/gdbstub.h\"\n #include \"accel/tcg/cpu-ops.h\"\n \n-static void hexagon_v66_cpu_init(Object *obj) { }\n-static void hexagon_v67_cpu_init(Object *obj) { }\n-static void hexagon_v68_cpu_init(Object *obj) { }\n-static void hexagon_v69_cpu_init(Object *obj) { }\n-static void hexagon_v71_cpu_init(Object *obj) { }\n-static void hexagon_v73_cpu_init(Object *obj) { }\n+#define HEX_CPU_INIT(NAME, VER) \\\n+static void hexagon_##NAME##_cpu_init(Object *obj) \\\n+{ HEXAGON_CPU_GET_CLASS(obj)->hex_version = VER; }\n+\n+HEX_CPU_INIT(v5, HEX_VER_V5)\n+HEX_CPU_INIT(v55, HEX_VER_V55)\n+HEX_CPU_INIT(v60, HEX_VER_V60)\n+HEX_CPU_INIT(v61, HEX_VER_V61)\n+HEX_CPU_INIT(v62, HEX_VER_V62)\n+HEX_CPU_INIT(v65, HEX_VER_V65)\n+HEX_CPU_INIT(v66, HEX_VER_V66)\n+HEX_CPU_INIT(v67, HEX_VER_V67)\n+HEX_CPU_INIT(v68, HEX_VER_V68)\n+HEX_CPU_INIT(v69, HEX_VER_V69)\n+HEX_CPU_INIT(v71, HEX_VER_V71)\n+HEX_CPU_INIT(v73, HEX_VER_V73)\n \n static ObjectClass *hexagon_cpu_class_by_name(const char *cpu_model)\n {\n@@ -395,6 +405,12 @@ static const TypeInfo hexagon_cpu_type_infos[] = {\n         .class_size = sizeof(HexagonCPUClass),\n         .class_init = hexagon_cpu_class_init,\n     },\n+    DEFINE_CPU(TYPE_HEXAGON_CPU_V5,               hexagon_v5_cpu_init),\n+    DEFINE_CPU(TYPE_HEXAGON_CPU_V55,              hexagon_v55_cpu_init),\n+    DEFINE_CPU(TYPE_HEXAGON_CPU_V60,              hexagon_v60_cpu_init),\n+    DEFINE_CPU(TYPE_HEXAGON_CPU_V61,              hexagon_v61_cpu_init),\n+    DEFINE_CPU(TYPE_HEXAGON_CPU_V62,              hexagon_v62_cpu_init),\n+    DEFINE_CPU(TYPE_HEXAGON_CPU_V65,              hexagon_v65_cpu_init),\n     DEFINE_CPU(TYPE_HEXAGON_CPU_V66,              hexagon_v66_cpu_init),\n     DEFINE_CPU(TYPE_HEXAGON_CPU_V67,              hexagon_v67_cpu_init),\n     DEFINE_CPU(TYPE_HEXAGON_CPU_V68,              hexagon_v68_cpu_init),\n",
    "prefixes": [
        "v2",
        "1/8"
    ]
}