Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2196582/?format=api
{ "id": 2196582, "url": "http://patchwork.ozlabs.org/api/patches/2196582/?format=api", "web_url": "http://patchwork.ozlabs.org/project/gcc/patch/yddseb2xsfo.fsf@CeBiTec.Uni-Bielefeld.DE/", "project": { "id": 17, "url": "http://patchwork.ozlabs.org/api/projects/17/?format=api", "name": "GNU Compiler Collection", "link_name": "gcc", "list_id": "gcc-patches.gcc.gnu.org", "list_email": "gcc-patches@gcc.gnu.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<yddseb2xsfo.fsf@CeBiTec.Uni-Bielefeld.DE>", "list_archive_url": null, "date": "2026-02-15T09:32:59", "name": "Remove HAVE_AS_FMAF_HPC_VIS3 etc. on SPARC", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "205194ccffea2de8028a36e70a84d27b287f811b", "submitter": { "id": 4362, "url": "http://patchwork.ozlabs.org/api/people/4362/?format=api", "name": "Rainer Orth", "email": "ro@CeBiTec.Uni-Bielefeld.DE" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/gcc/patch/yddseb2xsfo.fsf@CeBiTec.Uni-Bielefeld.DE/mbox/", "series": [ { "id": 492207, "url": "http://patchwork.ozlabs.org/api/series/492207/?format=api", "web_url": "http://patchwork.ozlabs.org/project/gcc/list/?series=492207", "date": "2026-02-15T09:32:59", "name": "Remove HAVE_AS_FMAF_HPC_VIS3 etc. on SPARC", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/492207/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2196582/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2196582/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "gcc-patches@gcc.gnu.org" ], "Delivered-To": [ "patchwork-incoming@legolas.ozlabs.org", "gcc-patches@gcc.gnu.org" ], "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=cebitec.uni-bielefeld.de header.i=@cebitec.uni-bielefeld.de\n header.a=rsa-sha256 header.s=20200306 header.b=m6QDgj3M;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=gcc.gnu.org\n (client-ip=2620:52:6:3111::32; helo=vm01.sourceware.org;\n envelope-from=gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org;\n receiver=patchwork.ozlabs.org)", "sourceware.org;\n\tdkim=pass (2048-bit key,\n unprotected) header.d=cebitec.uni-bielefeld.de header.i=@cebitec.uni-bielefeld.de\n header.a=rsa-sha256 header.s=20200306 header.b=m6QDgj3M", "sourceware.org; dmarc=none (p=none dis=none)\n header.from=CeBiTec.Uni-Bielefeld.DE", "sourceware.org;\n spf=pass smtp.mailfrom=cebitec.uni-bielefeld.de", "server2.sourceware.org;\n arc=none smtp.remote-ip=129.70.160.84" ], "Received": [ "from vm01.sourceware.org (vm01.sourceware.org\n [IPv6:2620:52:6:3111::32])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fDLLy35yQz1xpl\n\tfor <incoming@patchwork.ozlabs.org>; Sun, 15 Feb 2026 20:33:45 +1100 (AEDT)", "from vm01.sourceware.org (localhost [127.0.0.1])\n\tby sourceware.org (Postfix) with ESMTP id 8AEB44B9DB6F\n\tfor <incoming@patchwork.ozlabs.org>; Sun, 15 Feb 2026 09:33:41 +0000 (GMT)", "from smtp.CeBiTec.Uni-Bielefeld.DE (smtp.CeBiTec.Uni-Bielefeld.DE\n [129.70.160.84])\n by sourceware.org (Postfix) with ESMTPS id 44B984BA23FB\n for <gcc-patches@gcc.gnu.org>; Sun, 15 Feb 2026 09:33:07 +0000 (GMT)", "from localhost (localhost.CeBiTec.Uni-Bielefeld.DE [127.0.0.1])\n by smtp.CeBiTec.Uni-Bielefeld.DE (Postfix) with ESMTP id 26172E0614;\n Sun, 15 Feb 2026 10:33:06 +0100 (CET)", "from smtp.CeBiTec.Uni-Bielefeld.DE ([127.0.0.1])\n by localhost (smtp.cebitec.uni-bielefeld.de [127.0.0.1]) (amavisd-new,\n port 10026)\n with ESMTP id DaKW-dsfVtEA; Sun, 15 Feb 2026 10:33:05 +0100 (CET)", "from manam.CeBiTec.Uni-Bielefeld.DE (p508543ca.dip0.t-ipconnect.de\n [80.133.67.202]) (Authenticated sender: ro)\n by smtp.CeBiTec.Uni-Bielefeld.DE (Postfix) with ESMTPSA id 20A4DE0987;\n Sun, 15 Feb 2026 10:33:05 +0100 (CET)" ], "DKIM-Filter": [ "OpenDKIM Filter v2.11.0 sourceware.org 8AEB44B9DB6F", "OpenDKIM Filter v2.11.0 sourceware.org 44B984BA23FB" ], "DMARC-Filter": "OpenDMARC Filter v1.4.2 sourceware.org 44B984BA23FB", "ARC-Filter": "OpenARC Filter v1.0.0 sourceware.org 44B984BA23FB", "ARC-Seal": "i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1771147987; cv=none;\n b=vzbuXxO2j6thGcrRMfvcCoQCYHFC8xT6fxQbAmKlmt3yWv2uwL0uTA6SWkXYv/yZERnWvGiRO7Vxu5VE/OM/j77uj7sMGE2Y6Z6eMnAiAhrYxZvaP29S0jSJ3cVfB8liNaHWiYJmOWI4kMw5kGQD0S+yQGYEnlL64RFYicDWQuk=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=sourceware.org; s=key;\n t=1771147987; c=relaxed/simple;\n bh=88RrPAIk2zu5mVtzFlTCqtpb+Z5di7LpKBS4iI07x80=;\n h=DKIM-Signature:From:To:Subject:Date:Message-ID:MIME-Version;\n b=CucmsdXeDCqu1kBsn9bKXexPw5IyJINEqcTPKAaRI/+UGMycamzsPBsvtCW+3N90ZnOVWmwmBTwfNfs8dqUtMZbn0wpPBW8jW0/J8JRr+qcGb1/RuXFsmGIUUzh3VNkLQZBufRYHdSDrvqsmkhFuGVUvQxdK7wnw5gQotne8GVs=", "ARC-Authentication-Results": "i=1; server2.sourceware.org", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple; d=\n cebitec.uni-bielefeld.de; h=content-type:content-type\n :mime-version:user-agent:message-id:date:date:subject:subject\n :from:from:received:received; s=20200306; t=1771147985; bh=88RrP\n AIk2zu5mVtzFlTCqtpb+Z5di7LpKBS4iI07x80=; b=m6QDgj3MVQbeJhUW4H0Yp\n 4A1vRIvuSCUPknDoSvm/M1NYWkrW8/iKZNy7p4GzUwyd6ZdQbkLX+605DG+xIQYn\n 6SRxijDc260EmTXO37lngVaMqUZ+ecGMxlqPowFVyKLpp0+uYBlTbrVQgBHjuUqw\n biM1ljRqVoqvEMLmy+spcjDP8neqqxiGpGYCmmz5zE2GpumGSyP6+dMlaS46hbw8\n HiXsRO9NwtRcTnXP6B8urk9yoDGaMDZKPtFm0E+XDldaqEI0HRP5FxgVU3InTKCx\n /zxUKwm9NftkJkmvZR6/TPpEUCr5f7WAcJScmGa1TLQLmMCUfOhYXyipvhENiI1j\n A==", "X-Virus-Scanned": "amavisd-new at cebitec.uni-bielefeld.de", "From": "Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>", "To": "gcc-patches@gcc.gnu.org", "Cc": "Eric Botcazou <ebotcazou@adacore.com>", "Subject": "[PATCH] Remove HAVE_AS_FMAF_HPC_VIS3 etc. on SPARC", "Date": "Sun, 15 Feb 2026 10:32:59 +0100", "Message-ID": "<yddseb2xsfo.fsf@CeBiTec.Uni-Bielefeld.DE>", "User-Agent": "Gnus/5.13 (Gnus v5.13)", "MIME-Version": "1.0", "Content-Type": "multipart/mixed; boundary=\"=-=-=\"", "X-BeenThere": "gcc-patches@gcc.gnu.org", "X-Mailman-Version": "2.1.30", "Precedence": "list", "List-Id": "Gcc-patches mailing list <gcc-patches.gcc.gnu.org>", "List-Unsubscribe": "<https://gcc.gnu.org/mailman/options/gcc-patches>,\n <mailto:gcc-patches-request@gcc.gnu.org?subject=unsubscribe>", "List-Archive": "<https://gcc.gnu.org/pipermail/gcc-patches/>", "List-Post": "<mailto:gcc-patches@gcc.gnu.org>", "List-Help": "<mailto:gcc-patches-request@gcc.gnu.org?subject=help>", "List-Subscribe": "<https://gcc.gnu.org/mailman/listinfo/gcc-patches>,\n <mailto:gcc-patches-request@gcc.gnu.org?subject=subscribe>", "Errors-To": "gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org" }, "content": "The SPARC ISA extensions guarded by HAVE_AS_FMAF_HPC_VIS3 etc. have been\nsupported both in the Solaris as and GNU as for a long time. The\noriginal Solaris 11.4 as supports all of them, and gas support has been\nadded over time:\n\n HAVE_AS_FMAF_HPC_VIS3\t\t-xarch=v9d\t\t2.22\n HAVE_AS_SPARC4 -xarch=sparc4\t\t2.23.1\n HAVE_AS_SPARC5_VIS4 -xarch=sparc5 2.25\n HAVE_AS_SPARC6 -xarch=sparc6 2.29\n \nSolaris requires binutils 2.30 already on trunk, and 2.29 can be\nexpected on other SPARC targets, too, so this patch removes all code\nthat checks for their presence.\n\nBootstrapped without regressions on sparc-sun-solaris2.11 (as and gas),\nsparcv9-sun-solaris2.11 (as), and sparc64-unknown-linux-gnu.\n\nOk for trunk?\n\n\tRainer", "diff": "# HG changeset patch\n# Parent 4108a848a6e42950ee76e9df1329625fc5ae2921\nRemove HAVE_AS_FMAF_HPC_VIS3 etc. on SPARC\n\ndiff --git a/gcc/config.in b/gcc/config.in\n--- a/gcc/config.in\n+++ b/gcc/config.in\n@@ -477,12 +477,6 @@\n #endif\n \n \n-/* Define if your assembler supports FMAF, HPC, and VIS 3.0 instructions. */\n-#ifndef USED_FOR_TARGET\n-#undef HAVE_AS_FMAF_HPC_VIS3\n-#endif\n-\n-\n /* Define if your assembler supports the --gdwarf2 option. */\n #ifndef USED_FOR_TARGET\n #undef HAVE_AS_GDWARF2_DEBUG_FLAG\n@@ -786,24 +780,6 @@\n #endif\n \n \n-/* Define if your assembler supports SPARC4 instructions. */\n-#ifndef USED_FOR_TARGET\n-#undef HAVE_AS_SPARC4\n-#endif\n-\n-\n-/* Define if your assembler supports SPARC5 and VIS 4.0 instructions. */\n-#ifndef USED_FOR_TARGET\n-#undef HAVE_AS_SPARC5_VIS4\n-#endif\n-\n-\n-/* Define if your assembler supports SPARC6 instructions. */\n-#ifndef USED_FOR_TARGET\n-#undef HAVE_AS_SPARC6\n-#endif\n-\n-\n /* Define if your assembler supports call36 relocation. */\n #ifndef USED_FOR_TARGET\n #undef HAVE_AS_SUPPORT_CALL36\ndiff --git a/gcc/config/sparc/sol2.h b/gcc/config/sparc/sol2.h\n--- a/gcc/config/sparc/sol2.h\n+++ b/gcc/config/sparc/sol2.h\n@@ -45,13 +45,8 @@ along with GCC; see the file COPYING3. \n \n /* Supposedly the same as vanilla sparc svr4, except for the stuff below: */\n \n-/* If the assembler supports -xarch=sparc4, we switch to the explicit\n- word size selection mechanism available both in GNU as and Sun as,\n- for the Niagara4 and above configurations. */\n-#ifdef HAVE_AS_SPARC4\n-\n-#define AS_SPARC32_FLAG \"\"\n-#define AS_SPARC64_FLAG \"\"\n+/* We switch to the explicit word size selection mechanism available both in\n+ GNU as and Sun as, for the Niagara4 and above configurations. */\n \n #if !HAVE_GNU_AS\n #undef ASM_ARCH32_SPEC\n@@ -64,37 +59,10 @@ along with GCC; see the file COPYING3. \n #undef ASM_SPEC\n #define ASM_SPEC ASM_SPEC_BASE \" %(asm_arch)\" ASM_PIC_SPEC\n \n-#else /* HAVE_AS_SPARC4 */\n-\n-#define AS_SPARC32_FLAG \"-xarch=v8plus\"\n-#define AS_SPARC64_FLAG \"-xarch=v9\"\n-\n-#undef AS_NIAGARA4_FLAG\n-#define AS_NIAGARA4_FLAG AS_NIAGARA3_FLAG\n-\n-#undef ASM_ARCH32_SPEC\n-#define ASM_ARCH32_SPEC \"\"\n-\n-#undef ASM_ARCH64_SPEC\n-#define ASM_ARCH64_SPEC \"\"\n-\n-#undef ASM_ARCH_DEFAULT_SPEC\n-#define ASM_ARCH_DEFAULT_SPEC \"\"\n-\n-#undef ASM_ARCH_SPEC\n-#define ASM_ARCH_SPEC \"\"\n-\n-/* Both Sun as and GNU as understand -K PIC. */\n-#undef ASM_SPEC\n-#define ASM_SPEC ASM_SPEC_BASE ASM_PIC_SPEC\n-\n-#endif /* HAVE_AS_SPARC4 */\n-\n-\n #undef ASM_CPU32_DEFAULT_SPEC\n-#define ASM_CPU32_DEFAULT_SPEC\t\"\"\n+#define ASM_CPU32_DEFAULT_SPEC \"\"\n #undef ASM_CPU64_DEFAULT_SPEC\n-#define ASM_CPU64_DEFAULT_SPEC\t\"-xarch=v9\"\n+#define ASM_CPU64_DEFAULT_SPEC \"-xarch=v9\"\n \n #if TARGET_CPU_DEFAULT == TARGET_CPU_v9\n #undef CPP_CPU64_DEFAULT_SPEC\n@@ -143,36 +111,36 @@ along with GCC; see the file COPYING3. \n #undef CPP_CPU64_DEFAULT_SPEC\n #define CPP_CPU64_DEFAULT_SPEC \"\"\n #undef ASM_CPU32_DEFAULT_SPEC\n-#define ASM_CPU32_DEFAULT_SPEC \"-xarch=v8plus\" AS_NIAGARA3_FLAG\n+#define ASM_CPU32_DEFAULT_SPEC \"-xarch=v8plusd\"\n #undef ASM_CPU64_DEFAULT_SPEC\n-#define ASM_CPU64_DEFAULT_SPEC \"-xarch=v9\" AS_NIAGARA3_FLAG\n+#define ASM_CPU64_DEFAULT_SPEC \"-xarch=v9d\"\n #endif\n \n #if TARGET_CPU_DEFAULT == TARGET_CPU_niagara4\n #undef CPP_CPU64_DEFAULT_SPEC\n #define CPP_CPU64_DEFAULT_SPEC \"\"\n #undef ASM_CPU32_DEFAULT_SPEC\n-#define ASM_CPU32_DEFAULT_SPEC AS_SPARC32_FLAG AS_NIAGARA4_FLAG\n+#define ASM_CPU32_DEFAULT_SPEC \"-xarch=sparc4\"\n #undef ASM_CPU64_DEFAULT_SPEC\n-#define ASM_CPU64_DEFAULT_SPEC AS_SPARC64_FLAG AS_NIAGARA4_FLAG\n+#define ASM_CPU64_DEFAULT_SPEC \"-xarch=sparc4\"\n #endif\n \n #if TARGET_CPU_DEFAULT == TARGET_CPU_niagara7\n #undef CPP_CPU64_DEFAULT_SPEC\n #define CPP_CPU64_DEFAULT_SPEC \"\"\n #undef ASM_CPU32_DEFAULT_SPEC\n-#define ASM_CPU32_DEFAULT_SPEC AS_SPARC32_FLAG AS_NIAGARA7_FLAG\n+#define ASM_CPU32_DEFAULT_SPEC \"-xarch=sparc5\"\n #undef ASM_CPU64_DEFAULT_SPEC\n-#define ASM_CPU64_DEFAULT_SPEC AS_SPARC64_FLAG AS_NIAGARA7_FLAG\n+#define ASM_CPU64_DEFAULT_SPEC \"-xarch=sparc5\"\n #endif\n \n #if TARGET_CPU_DEFAULT == TARGET_CPU_m8\n #undef CPP_CPU64_DEFAULT_SPEC\n #define CPP_CPU64_DEFAULT_SPEC \"\"\n #undef ASM_CPU32_DEFAULT_SPEC\n-#define ASM_CPU32_DEFAULT_SPEC AS_SPARC32_FLAG AS_M8_FLAG\n+#define ASM_CPU32_DEFAULT_SPEC \"-xarch=sparc6\"\n #undef ASM_CPU64_DEFAULT_SPEC\n-#define ASM_CPU64_DEFAULT_SPEC AS_SPARC64_FLAG AS_M8_FLAG\n+#define ASM_CPU64_DEFAULT_SPEC \"-xarch=sparc6\"\n #endif\n \n #undef CPP_CPU_SPEC\n@@ -288,10 +256,10 @@ extern const char *host_detect_local_cpu\n %{mcpu=ultrasparc3:\" DEF_ARCH32_SPEC(\"-xarch=v8plusb\") DEF_ARCH64_SPEC(\"-xarch=v9b\") \"} \\\n %{mcpu=niagara:\" DEF_ARCH32_SPEC(\"-xarch=v8plusb\") DEF_ARCH64_SPEC(\"-xarch=v9b\") \"} \\\n %{mcpu=niagara2:\" DEF_ARCH32_SPEC(\"-xarch=v8plusb\") DEF_ARCH64_SPEC(\"-xarch=v9b\") \"} \\\n-%{mcpu=niagara3:\" DEF_ARCH32_SPEC(\"-xarch=v8plus\" AS_NIAGARA3_FLAG) DEF_ARCH64_SPEC(\"-xarch=v9\" AS_NIAGARA3_FLAG) \"} \\\n-%{mcpu=niagara4:\" DEF_ARCH32_SPEC(AS_SPARC32_FLAG AS_NIAGARA4_FLAG) DEF_ARCH64_SPEC(AS_SPARC64_FLAG AS_NIAGARA4_FLAG) \"} \\\n-%{mcpu=niagara7:\" DEF_ARCH32_SPEC(AS_SPARC32_FLAG AS_NIAGARA7_FLAG) DEF_ARCH64_SPEC(AS_SPARC64_FLAG AS_NIAGARA7_FLAG) \"} \\\n-%{mcpu=m8:\" DEF_ARCH32_SPEC(AS_SPARC32_FLAG AS_M8_FLAG) DEF_ARCH64_SPEC(AS_SPARC64_FLAG AS_M8_FLAG) \"} \\\n+%{mcpu=niagara3:\" DEF_ARCH32_SPEC(\"-xarch=v8plusd\") DEF_ARCH64_SPEC(\"-xarch=v9d\") \"} \\\n+%{mcpu=niagara4:\" DEF_ARCH32_SPEC(\"-xarch=sparc4\") DEF_ARCH64_SPEC(\"-xarch=sparc4\") \"} \\\n+%{mcpu=niagara7:\" DEF_ARCH32_SPEC(\"-xarch=sparc5\") DEF_ARCH64_SPEC(\"-xarch=sparc5\") \"} \\\n+%{mcpu=m8:\" DEF_ARCH32_SPEC(\"-xarch=sparc6\") DEF_ARCH64_SPEC(\"-xarch=sparc6\") \"} \\\n %{!mcpu=m8:%{!mcpu=niagara7:%{!mcpu=niagara4:%{!mcpu=niagara3:%{!mcpu=niagara2:%{!mcpu=niagara:%{!mcpu=ultrasparc3:%{!mcpu=ultrasparc:%{!mcpu=v9:%{mcpu*:\" DEF_ARCH32_SPEC(\"-xarch=v8\") DEF_ARCH64_SPEC(\"-xarch=v9\") \"}}}}}}}}}} \\\n %{!mcpu*:%(asm_cpu_default)} \\\n \"\ndiff --git a/gcc/config/sparc/sparc.cc b/gcc/config/sparc/sparc.cc\n--- a/gcc/config/sparc/sparc.cc\n+++ b/gcc/config/sparc/sparc.cc\n@@ -1891,18 +1891,6 @@ sparc_option_override (void)\n \n target_flags &= ~cpu->disable;\n target_flags |= (cpu->enable\n-#ifndef HAVE_AS_FMAF_HPC_VIS3\n-\t\t & ~(MASK_FMAF | MASK_VIS3)\n-#endif\n-#ifndef HAVE_AS_SPARC4\n-\t\t & ~MASK_CBCOND\n-#endif\n-#ifndef HAVE_AS_SPARC5_VIS4\n-\t\t & ~(MASK_VIS4 | MASK_SUBXC)\n-#endif\n-#ifndef HAVE_AS_SPARC6\n-\t\t & ~(MASK_VIS4B)\n-#endif\n #ifndef HAVE_AS_LEON\n \t\t & ~(MASK_LEON | MASK_LEON3)\n #endif\ndiff --git a/gcc/config/sparc/sparc.h b/gcc/config/sparc/sparc.h\n--- a/gcc/config/sparc/sparc.h\n+++ b/gcc/config/sparc/sparc.h\n@@ -174,19 +174,19 @@ along with GCC; see the file COPYING3. \n #endif\n #if TARGET_CPU_DEFAULT == TARGET_CPU_niagara3\n #define CPP_CPU64_DEFAULT_SPEC \"-D__sparc_v9__\"\n-#define ASM_CPU64_DEFAULT_SPEC \"-Av9\" AS_NIAGARA3_FLAG\n+#define ASM_CPU64_DEFAULT_SPEC \"-Av9d\"\n #endif\n #if TARGET_CPU_DEFAULT == TARGET_CPU_niagara4\n #define CPP_CPU64_DEFAULT_SPEC \"-D__sparc_v9__\"\n-#define ASM_CPU64_DEFAULT_SPEC AS_NIAGARA4_FLAG\n+#define ASM_CPU64_DEFAULT_SPEC \"-xarch=sparc4\"\n #endif\n #if TARGET_CPU_DEFAULT == TARGET_CPU_niagara7\n #define CPP_CPU64_DEFAULT_SPEC \"-D__sparc_v9__\"\n-#define ASM_CPU64_DEFAULT_SPEC AS_NIAGARA7_FLAG\n+#define ASM_CPU64_DEFAULT_SPEC \"-xarch=sparc5\"\n #endif\n #if TARGET_CPU_DEFAULT == TARGET_CPU_m8\n #define CPP_CPU64_DEFAULT_SPEC \"-D__sparc_v9__\"\n-#define ASM_CPU64_DEFAULT_SPEC AS_M8_FLAG\n+#define ASM_CPU64_DEFAULT_SPEC \"-xarch=sparc6\"\n #endif\n \n #else\n@@ -344,10 +344,10 @@ along with GCC; see the file COPYING3. \n %{mcpu=ultrasparc3:%{!mv8plus:-Av9b}} \\\n %{mcpu=niagara:%{!mv8plus:-Av9b}} \\\n %{mcpu=niagara2:%{!mv8plus:-Av9b}} \\\n-%{mcpu=niagara3:%{!mv8plus:-Av9\" AS_NIAGARA3_FLAG \"}} \\\n-%{mcpu=niagara4:%{!mv8plus:\" AS_NIAGARA4_FLAG \"}} \\\n-%{mcpu=niagara7:%{!mv8plus:\" AS_NIAGARA7_FLAG \"}} \\\n-%{mcpu=m8:%{!mv8plus:\" AS_M8_FLAG \"}} \\\n+%{mcpu=niagara3:%{!mv8plus:-Av9d}} \\\n+%{mcpu=niagara4:%{!mv8plus:-xarch=sparc4}} \\\n+%{mcpu=niagara7:%{!mv8plus:-xarch=sparc5}} \\\n+%{mcpu=m8:%{!mv8plus:-xarch=sparc6}} \\\n %{!mcpu*:%(asm_cpu_default)} \\\n \"\n \n@@ -1624,30 +1624,6 @@ extern int sparc_indent_opcode;\n activated in separate configuration files. */\n #define TARGET_TLS HAVE_AS_TLS\n \n-#ifdef HAVE_AS_FMAF_HPC_VIS3\n-#define AS_NIAGARA3_FLAG \"d\"\n-#else\n-#define AS_NIAGARA3_FLAG \"b\"\n-#endif\n-\n-#ifdef HAVE_AS_SPARC4\n-#define AS_NIAGARA4_FLAG \"-xarch=sparc4\"\n-#else\n-#define AS_NIAGARA4_FLAG \"-Av9\" AS_NIAGARA3_FLAG\n-#endif\n-\n-#ifdef HAVE_AS_SPARC5_VIS4\n-#define AS_NIAGARA7_FLAG \"-xarch=sparc5\"\n-#else\n-#define AS_NIAGARA7_FLAG AS_NIAGARA4_FLAG\n-#endif\n-\n-#ifdef HAVE_AS_SPARC6\n-#define AS_M8_FLAG \"-xarch=sparc6\"\n-#else\n-#define AS_M8_FLAG AS_NIAGARA7_FLAG\n-#endif\n-\n #ifdef HAVE_AS_LEON\n #define AS_LEON_FLAG \"-Aleon\"\n #define AS_LEONV7_FLAG \"-Aleon\"\ndiff --git a/gcc/configure b/gcc/configure\n--- a/gcc/configure\n+++ b/gcc/configure\n@@ -29267,162 +29267,6 @@ if test $gcc_cv_as_sparc_offsetable_lo10\n fi\n \n \n- { $as_echo \"$as_me:${as_lineno-$LINENO}: checking assembler for FMAF, HPC, and VIS 3.0 instructions\" >&5\n-$as_echo_n \"checking assembler for FMAF, HPC, and VIS 3.0 instructions... \" >&6; }\n-if ${gcc_cv_as_sparc_fmaf+:} false; then :\n- $as_echo_n \"(cached) \" >&6\n-else\n- gcc_cv_as_sparc_fmaf=no\n- if test x\"$gcc_cv_as\" != x; then\n- $as_echo '.text\n- .register %g2, #scratch\n- .register %g3, #scratch\n- .align 4\n- fmaddd %f0, %f2, %f4, %f6\n- addxccc %g1, %g2, %g3\n- fsrl32 %f2, %f4, %f8\n- fnaddd %f10, %f12, %f14' > conftest.s\n- if { ac_try='$gcc_cv_as $gcc_cv_as_flags -xarch=v9d -o conftest.o conftest.s >&5'\n- { { eval echo \"\\\"\\$as_me\\\":${as_lineno-$LINENO}: \\\"$ac_try\\\"\"; } >&5\n- (eval $ac_try) 2>&5\n- ac_status=$?\n- $as_echo \"$as_me:${as_lineno-$LINENO}: \\$? = $ac_status\" >&5\n- test $ac_status = 0; }; }\n- then\n-\tgcc_cv_as_sparc_fmaf=yes\n- else\n- echo \"configure: failed program was\" >&5\n- cat conftest.s >&5\n- fi\n- rm -f conftest.o conftest.s\n- fi\n-fi\n-{ $as_echo \"$as_me:${as_lineno-$LINENO}: result: $gcc_cv_as_sparc_fmaf\" >&5\n-$as_echo \"$gcc_cv_as_sparc_fmaf\" >&6; }\n-if test $gcc_cv_as_sparc_fmaf = yes; then\n-\n-$as_echo \"#define HAVE_AS_FMAF_HPC_VIS3 1\" >>confdefs.h\n-\n-fi\n-\n-\n- { $as_echo \"$as_me:${as_lineno-$LINENO}: checking assembler for SPARC4 instructions\" >&5\n-$as_echo_n \"checking assembler for SPARC4 instructions... \" >&6; }\n-if ${gcc_cv_as_sparc_sparc4+:} false; then :\n- $as_echo_n \"(cached) \" >&6\n-else\n- gcc_cv_as_sparc_sparc4=no\n- if test x\"$gcc_cv_as\" != x; then\n- $as_echo '.text\n- .register %g2, #scratch\n- .register %g3, #scratch\n- .align 4\n- cxbe %g2, %g3, 1f\n-1: cwbneg %g2, %g3, 1f\n-1: sha1\n- md5\n- aes_kexpand0 %f4, %f6, %f8\n- des_round %f38, %f40, %f42, %f44\n- camellia_f %f54, %f56, %f58, %f60\n- kasumi_fi_xor %f46, %f48, %f50, %f52' > conftest.s\n- if { ac_try='$gcc_cv_as $gcc_cv_as_flags -xarch=sparc4 -o conftest.o conftest.s >&5'\n- { { eval echo \"\\\"\\$as_me\\\":${as_lineno-$LINENO}: \\\"$ac_try\\\"\"; } >&5\n- (eval $ac_try) 2>&5\n- ac_status=$?\n- $as_echo \"$as_me:${as_lineno-$LINENO}: \\$? = $ac_status\" >&5\n- test $ac_status = 0; }; }\n- then\n-\tgcc_cv_as_sparc_sparc4=yes\n- else\n- echo \"configure: failed program was\" >&5\n- cat conftest.s >&5\n- fi\n- rm -f conftest.o conftest.s\n- fi\n-fi\n-{ $as_echo \"$as_me:${as_lineno-$LINENO}: result: $gcc_cv_as_sparc_sparc4\" >&5\n-$as_echo \"$gcc_cv_as_sparc_sparc4\" >&6; }\n-if test $gcc_cv_as_sparc_sparc4 = yes; then\n-\n-$as_echo \"#define HAVE_AS_SPARC4 1\" >>confdefs.h\n-\n-fi\n-\n-\n- { $as_echo \"$as_me:${as_lineno-$LINENO}: checking assembler for SPARC5 and VIS 4.0 instructions\" >&5\n-$as_echo_n \"checking assembler for SPARC5 and VIS 4.0 instructions... \" >&6; }\n-if ${gcc_cv_as_sparc_sparc5+:} false; then :\n- $as_echo_n \"(cached) \" >&6\n-else\n- gcc_cv_as_sparc_sparc5=no\n- if test x\"$gcc_cv_as\" != x; then\n- $as_echo '.text\n- .register %g2, #scratch\n- .register %g3, #scratch\n- .align 4\n- subxc %g1, %g2, %g3\n- fpadd8 %f0, %f2, %f4' > conftest.s\n- if { ac_try='$gcc_cv_as $gcc_cv_as_flags -xarch=sparc5 -o conftest.o conftest.s >&5'\n- { { eval echo \"\\\"\\$as_me\\\":${as_lineno-$LINENO}: \\\"$ac_try\\\"\"; } >&5\n- (eval $ac_try) 2>&5\n- ac_status=$?\n- $as_echo \"$as_me:${as_lineno-$LINENO}: \\$? = $ac_status\" >&5\n- test $ac_status = 0; }; }\n- then\n-\tgcc_cv_as_sparc_sparc5=yes\n- else\n- echo \"configure: failed program was\" >&5\n- cat conftest.s >&5\n- fi\n- rm -f conftest.o conftest.s\n- fi\n-fi\n-{ $as_echo \"$as_me:${as_lineno-$LINENO}: result: $gcc_cv_as_sparc_sparc5\" >&5\n-$as_echo \"$gcc_cv_as_sparc_sparc5\" >&6; }\n-if test $gcc_cv_as_sparc_sparc5 = yes; then\n-\n-$as_echo \"#define HAVE_AS_SPARC5_VIS4 1\" >>confdefs.h\n-\n-fi\n-\n-\n- { $as_echo \"$as_me:${as_lineno-$LINENO}: checking assembler for SPARC6 instructions\" >&5\n-$as_echo_n \"checking assembler for SPARC6 instructions... \" >&6; }\n-if ${gcc_cv_as_sparc_sparc6+:} false; then :\n- $as_echo_n \"(cached) \" >&6\n-else\n- gcc_cv_as_sparc_sparc6=no\n- if test x\"$gcc_cv_as\" != x; then\n- $as_echo '.text\n- .register %g2, #scratch\n- .register %g3, #scratch\n- .align 4\n- rd %entropy, %g1\n- fpsll64x %f0, %f2, %f4' > conftest.s\n- if { ac_try='$gcc_cv_as $gcc_cv_as_flags -xarch=sparc6 -o conftest.o conftest.s >&5'\n- { { eval echo \"\\\"\\$as_me\\\":${as_lineno-$LINENO}: \\\"$ac_try\\\"\"; } >&5\n- (eval $ac_try) 2>&5\n- ac_status=$?\n- $as_echo \"$as_me:${as_lineno-$LINENO}: \\$? = $ac_status\" >&5\n- test $ac_status = 0; }; }\n- then\n-\tgcc_cv_as_sparc_sparc6=yes\n- else\n- echo \"configure: failed program was\" >&5\n- cat conftest.s >&5\n- fi\n- rm -f conftest.o conftest.s\n- fi\n-fi\n-{ $as_echo \"$as_me:${as_lineno-$LINENO}: result: $gcc_cv_as_sparc_sparc6\" >&5\n-$as_echo \"$gcc_cv_as_sparc_sparc6\" >&6; }\n-if test $gcc_cv_as_sparc_sparc6 = yes; then\n-\n-$as_echo \"#define HAVE_AS_SPARC6 1\" >>confdefs.h\n-\n-fi\n-\n-\n { $as_echo \"$as_me:${as_lineno-$LINENO}: checking assembler for LEON instructions\" >&5\n $as_echo_n \"checking assembler for LEON instructions... \" >&6; }\n if ${gcc_cv_as_sparc_leon+:} false; then :\ndiff --git a/gcc/configure.ac b/gcc/configure.ac\n--- a/gcc/configure.ac\n+++ b/gcc/configure.ac\n@@ -4744,62 +4744,6 @@ EOF\n [AC_DEFINE(HAVE_AS_OFFSETABLE_LO10, 1,\n \t [Define if your assembler supports offsetable %lo().])])\n \n- gcc_GAS_CHECK_FEATURE([FMAF, HPC, and VIS 3.0 instructions],\n- gcc_cv_as_sparc_fmaf,\n- [-xarch=v9d],\n- [.text\n- .register %g2, #scratch\n- .register %g3, #scratch\n- .align 4\n- fmaddd %f0, %f2, %f4, %f6\n- addxccc %g1, %g2, %g3\n- fsrl32 %f2, %f4, %f8\n- fnaddd %f10, %f12, %f14],,\n- [AC_DEFINE(HAVE_AS_FMAF_HPC_VIS3, 1,\n- [Define if your assembler supports FMAF, HPC, and VIS 3.0 instructions.])])\n-\n- gcc_GAS_CHECK_FEATURE([SPARC4 instructions],\n- gcc_cv_as_sparc_sparc4,\n- [-xarch=sparc4],\n- [.text\n- .register %g2, #scratch\n- .register %g3, #scratch\n- .align 4\n- cxbe %g2, %g3, 1f\n-1: cwbneg %g2, %g3, 1f\n-1: sha1\n- md5\n- aes_kexpand0 %f4, %f6, %f8\n- des_round %f38, %f40, %f42, %f44\n- camellia_f %f54, %f56, %f58, %f60\n- kasumi_fi_xor %f46, %f48, %f50, %f52],,\n- [AC_DEFINE(HAVE_AS_SPARC4, 1,\n- [Define if your assembler supports SPARC4 instructions.])])\n-\n- gcc_GAS_CHECK_FEATURE([SPARC5 and VIS 4.0 instructions],\n- gcc_cv_as_sparc_sparc5,\n- [-xarch=sparc5],\n- [.text\n- .register %g2, #scratch\n- .register %g3, #scratch\n- .align 4\n- subxc %g1, %g2, %g3\n- fpadd8 %f0, %f2, %f4],,\n- [AC_DEFINE(HAVE_AS_SPARC5_VIS4, 1,\n- [Define if your assembler supports SPARC5 and VIS 4.0 instructions.])])\n-\n- gcc_GAS_CHECK_FEATURE([SPARC6 instructions],\n- gcc_cv_as_sparc_sparc6,\n- [-xarch=sparc6],\n- [.text\n- .register %g2, #scratch\n- .register %g3, #scratch\n- .align 4\n- rd %entropy, %g1\n- fpsll64x %f0, %f2, %f4],,\n- [AC_DEFINE(HAVE_AS_SPARC6, 1,\n- [Define if your assembler supports SPARC6 instructions.])])\n-\n gcc_GAS_CHECK_FEATURE([LEON instructions],\n gcc_cv_as_sparc_leon,\n [-Aleon],\n", "prefixes": [] }