Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2196329/?format=api
{ "id": 2196329, "url": "http://patchwork.ozlabs.org/api/patches/2196329/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-i2c/patch/20260213132058.521474-3-quic_nihalkum@quicinc.com/", "project": { "id": 35, "url": "http://patchwork.ozlabs.org/api/projects/35/?format=api", "name": "Linux I2C development", "link_name": "linux-i2c", "list_id": "linux-i2c.vger.kernel.org", "list_email": "linux-i2c@vger.kernel.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260213132058.521474-3-quic_nihalkum@quicinc.com>", "list_archive_url": null, "date": "2026-02-13T13:20:55", "name": "[v10,2/5] arm64: dts: qcom: monaco: Add CCI definitions", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "d1dd239870591b740297e7d0d8cd2e0ba544f036", "submitter": { "id": 91662, "url": "http://patchwork.ozlabs.org/api/people/91662/?format=api", "name": "Nihal Kumar Gupta", "email": "quic_nihalkum@quicinc.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-i2c/patch/20260213132058.521474-3-quic_nihalkum@quicinc.com/mbox/", "series": [ { "id": 492094, "url": "http://patchwork.ozlabs.org/api/series/492094/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-i2c/list/?series=492094", "date": "2026-02-13T13:20:53", "name": "Add CCI and imx577 sensor support for monaco evk", "version": 10, "mbox": "http://patchwork.ozlabs.org/series/492094/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2196329/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2196329/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-i2c+bounces-15984-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-i2c@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=quicinc.com header.i=@quicinc.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=QzqmmY1/;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.232.135.74; helo=sto.lore.kernel.org;\n envelope-from=linux-i2c+bounces-15984-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com\n header.b=\"QzqmmY1/\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.180.131", "smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=quicinc.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=quicinc.com" ], "Received": [ "from sto.lore.kernel.org (sto.lore.kernel.org [172.232.135.74])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fCCWb10JVz1xpl\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 14 Feb 2026 00:22:19 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sto.lore.kernel.org (Postfix) with ESMTP id 11923304325B\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 13 Feb 2026 13:21:57 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 8157F3612DC;\n\tFri, 13 Feb 2026 13:21:44 +0000 (UTC)", "from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com\n [205.220.180.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id AD29235F8B4;\n\tFri, 13 Feb 2026 13:21:42 +0000 (UTC)", "from pps.filterd (m0279870.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 61D75gW83332780;\n\tFri, 13 Feb 2026 13:21:38 GMT", "from nalasppmta02.qualcomm.com (Global_NAT1.qualcomm.com\n [129.46.96.20])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4c9mb13gnv-1\n\t(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);\n\tFri, 13 Feb 2026 13:21:38 +0000 (GMT)", "from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com\n [10.47.97.35])\n\tby NALASPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id\n 61DDLbgU003712\n\t(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);\n\tFri, 13 Feb 2026 13:21:37 GMT", "from hu-nihalkum-hyd.qualcomm.com (10.80.80.8) by\n nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.17; Fri, 13 Feb 2026 05:21:30 -0800" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1770988904; cv=none;\n b=EQ27MosVpWcNu2OjJoFp6jq1c77EPBHyytL/2GsxzDXxScot63JDJtoS6REDP+KTC/nlGcE4tDRlBaTiHWoVHwvYYqIEvwLwtD8ltfbkSzKetbMxuHpBxNnYJplLhoQMnL4RiXpxyINq4IwUj/0aHsLqPFR0pnIO01QZ5gAimn4=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1770988904; c=relaxed/simple;\n\tbh=dZtcLSZGkzQTyBrbyLeNmkJLorhqUrdp8ycqvpbMfM4=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=CKjrHlTMCP3p1ySDE+oLCYHV5s+BSLBgMokHMg7hNi4a75NliFBt1XK9cVBFzu/ChBpWL2oEdK0VnFdIjn4HesRk+ANw54fbkpfF4KdSuJfVAY5WMwhtPXLrJz/Xf/qBBfV+0L+/KVa0ejWyYvYVT71+ocUMcjir9ynzG4eliVk=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=quicinc.com;\n spf=pass smtp.mailfrom=quicinc.com;\n dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com\n header.b=QzqmmY1/; arc=none smtp.client-ip=205.220.180.131", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=\n\tcc:content-transfer-encoding:content-type:date:from:in-reply-to\n\t:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=\n\t9q/587Bozj/SMQqlU6D7KXk2RbFvOJ3vNq03o8TzyYI=; b=QzqmmY1/Cl3Pm6+x\n\tZHVdE9Nrr+blxpqAG3qK/WApUt3UqCz/MKPJm32Eg/7G7PWYdLr4nmilIliC4S6K\n\t0vKs0VpCK2O0X6UHTjw+DVkKjcLgyowU3thLfJLUgxoLLiwcH6xNraSugf1ihTdj\n\tV/YDzyX7YaUQTWF59xPv3J3jJNW4q1UoutUeAov+jg3uajxU3++C3og8y7TFfn+4\n\t/p4Ci0utpHrBJIzk8sgE51NifGTtRiy6wQWi1N5HObuLbM0WZGA2YfZ+iHb0eVdd\n\t74tqIYa8h5ycz41WA+gxg14/dJkmQUlTM3WHX4B4Ju1JWVs+s3NBFRGdNpjZig8e\n\tvkaK+Q==", "From": "Nihal Kumar Gupta <quic_nihalkum@quicinc.com>", "To": "<bryan.odonoghue@linaro.org>, <robh@kernel.org>, <krzk+dt@kernel.org>,\n <conor+dt@kernel.org>, <andersson@kernel.org>,\n <konradybcio@kernel.org>, <hverkuil-cisco@xs4all.nl>,\n <loic.poulain@oss.qualcomm.com>, <rfoss@kernel.org>,\n <andi.shyti@kernel.org>, <linux-i2c@vger.kernel.org>,\n <cros-qcom-dts-watchers@chromium.org>", "CC": "<quic_svankada@quicinc.com>, <quic_vikramsa@quicinc.com>,\n <linux-media@vger.kernel.org>, <linux-arm-msm@vger.kernel.org>,\n <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>,\n Ravi Shankar\n\t<quic_rshankar@quicinc.com>,\n Vishal Verma <quic_vishverm@quicinc.com>,\n Vladimir Zapolskiy <vladimir.zapolskiy@linaro.org>,\n Konrad Dybcio\n\t<konrad.dybcio@oss.qualcomm.com>", "Subject": "[PATCH v10 2/5] arm64: dts: qcom: monaco: Add CCI definitions", "Date": "Fri, 13 Feb 2026 18:50:55 +0530", "Message-ID": "<20260213132058.521474-3-quic_nihalkum@quicinc.com>", "X-Mailer": "git-send-email 2.34.1", "In-Reply-To": "<20260213132058.521474-1-quic_nihalkum@quicinc.com>", "References": "<20260213132058.521474-1-quic_nihalkum@quicinc.com>", "Precedence": "bulk", "X-Mailing-List": "linux-i2c@vger.kernel.org", "List-Id": "<linux-i2c.vger.kernel.org>", "List-Subscribe": "<mailto:linux-i2c+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-i2c+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-ClientProxiedBy": "nasanex01a.na.qualcomm.com (10.52.223.231) To\n nalasex01c.na.qualcomm.com (10.47.97.35)", "X-QCInternal": "smtphost", "X-Proofpoint-Virus-Version": [ "vendor=nai engine=6200 definitions=5800\n signatures=585085", "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-02-13_02,2026-02-12_03,2025-10-01_01" ], "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwMjEzMDEwMyBTYWx0ZWRfXz0Rii1i4EJbj\n WTy26CPGB7Q0ERhABFe4+2cbT05kO2y5YxF71MC4Vf9wxKD0zZbF2u+7z9AT87DiywlznWNNbZ6\n tEt/3moZSECiwyKQxCLzFbqLlBcLM1HO7dyZO2UT4I0NS3K14suha6+n/2oi6esebyWtp7+MiYG\n E/9eIi4DpzRcrglGZq6vGjlENSI5W5/tl9uNZocYHMcGI8LtaRj0tgTZgG9skFC8KT9aV5QNm0/\n Tw3JR3LNEQ2gHk3PNiGjoc82PLqQRucS6Oo8AfksmdOtpkQDbITyHDDD89hHAxJ9xd6CuuAlKpo\n mj3FV35uMGXR0/mVLZn/izSK7VfDrhAl0NOR2cQMh6FG0Nae9gbwTwmn4p8ZLTn9ZU2oiYfQCBF\n Z1nSP+qg9p4AONknTyz1f64lan3tTk1dU345oM4j6yDT+xNDzNgED4rPmLp0DB5pnto1hfEdrq1\n vlTVFHwkW34OqkibhPA==", "X-Proofpoint-ORIG-GUID": "TSc8T1_EVfTEymLKFxkgJukV3RicUy_-", "X-Authority-Analysis": "v=2.4 cv=asC/yCZV c=1 sm=1 tr=0 ts=698f2562 cx=c_pps\n a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17\n a=GEpy-HfZoHoA:10 a=HzLeVaNsDn8A:10 a=VkNPw1HP01LnGYTKEx00:22\n a=Mpw57Om8IfrbqaoTuvik:22 a=GgsMoib0sEa3-_RKJdDe:22 a=COk6AnOGAAAA:8\n a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=8cEEmJuSjmb3-IlBk7AA:9\n a=TjNXssC_j7lpFel5tvFf:22 a=cvBusfyB2V15izCimMoJ:22", "X-Proofpoint-GUID": "TSc8T1_EVfTEymLKFxkgJukV3RicUy_-", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n phishscore=0 spamscore=0 priorityscore=1501 suspectscore=0 malwarescore=0\n impostorscore=0 clxscore=1015 lowpriorityscore=0 adultscore=0 bulkscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2602130103" }, "content": "Qualcomm QCS8300 SoC contains three Camera Control Interface (CCI).\nCompared to Lemans, the key difference is in SDA/SCL GPIO assignments\nand number of CCIs.\n\nCo-developed-by: Ravi Shankar <quic_rshankar@quicinc.com>\nSigned-off-by: Ravi Shankar <quic_rshankar@quicinc.com>\nCo-developed-by: Vishal Verma <quic_vishverm@quicinc.com>\nSigned-off-by: Vishal Verma <quic_vishverm@quicinc.com>\nCo-developed-by: Suresh Vankadara <quic_svankada@quicinc.com>\nSigned-off-by: Suresh Vankadara <quic_svankada@quicinc.com>\nSigned-off-by: Nihal Kumar Gupta <quic_nihalkum@quicinc.com>\nReviewed-by: Vladimir Zapolskiy <vladimir.zapolskiy@linaro.org>\nReviewed-by: Bryan O'Donoghue <bryan.odonoghue@linaro.org>\nReviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>\n---\n arch/arm64/boot/dts/qcom/monaco.dtsi | 303 +++++++++++++++++++++++++++\n 1 file changed, 303 insertions(+)", "diff": "diff --git a/arch/arm64/boot/dts/qcom/monaco.dtsi b/arch/arm64/boot/dts/qcom/monaco.dtsi\nindex 5d2df4305d1c..405812db8fed 100644\n--- a/arch/arm64/boot/dts/qcom/monaco.dtsi\n+++ b/arch/arm64/boot/dts/qcom/monaco.dtsi\n@@ -5319,6 +5319,117 @@ videocc: clock-controller@abf0000 {\n \t\t\t#power-domain-cells = <1>;\n \t\t};\n \n+\t\tcci0: cci@ac13000 {\n+\t\t\tcompatible = \"qcom,qcs8300-cci\", \"qcom,msm8996-cci\";\n+\t\t\treg = <0x0 0x0ac13000 0x0 0x1000>;\n+\n+\t\t\tinterrupts = <GIC_SPI 460 IRQ_TYPE_EDGE_RISING>;\n+\n+\t\t\tclocks = <&camcc CAM_CC_CPAS_AHB_CLK>,\n+\t\t\t\t <&camcc CAM_CC_CCI_0_CLK>;\n+\t\t\tclock-names = \"ahb\",\n+\t\t\t\t \"cci\";\n+\n+\t\t\tpower-domains = <&camcc CAM_CC_TITAN_TOP_GDSC>;\n+\n+\t\t\tpinctrl-0 = <&cci0_0_default &cci0_1_default>;\n+\t\t\tpinctrl-1 = <&cci0_0_sleep &cci0_1_sleep>;\n+\t\t\tpinctrl-names = \"default\", \"sleep\";\n+\n+\t\t\t#address-cells = <1>;\n+\t\t\t#size-cells = <0>;\n+\n+\t\t\tstatus = \"disabled\";\n+\n+\t\t\tcci0_i2c0: i2c-bus@0 {\n+\t\t\t\treg = <0>;\n+\t\t\t\tclock-frequency = <1000000>;\n+\t\t\t\t#address-cells = <1>;\n+\t\t\t\t#size-cells = <0>;\n+\t\t\t};\n+\n+\t\t\tcci0_i2c1: i2c-bus@1 {\n+\t\t\t\treg = <1>;\n+\t\t\t\tclock-frequency = <1000000>;\n+\t\t\t\t#address-cells = <1>;\n+\t\t\t\t#size-cells = <0>;\n+\t\t\t};\n+\t\t};\n+\n+\t\tcci1: cci@ac14000 {\n+\t\t\tcompatible = \"qcom,qcs8300-cci\", \"qcom,msm8996-cci\";\n+\t\t\treg = <0x0 0x0ac14000 0x0 0x1000>;\n+\n+\t\t\tinterrupts = <GIC_SPI 271 IRQ_TYPE_EDGE_RISING>;\n+\n+\t\t\tclocks = <&camcc CAM_CC_CPAS_AHB_CLK>,\n+\t\t\t\t <&camcc CAM_CC_CCI_1_CLK>;\n+\t\t\tclock-names = \"ahb\",\n+\t\t\t\t \"cci\";\n+\n+\t\t\tpower-domains = <&camcc CAM_CC_TITAN_TOP_GDSC>;\n+\n+\t\t\tpinctrl-0 = <&cci1_0_default &cci1_1_default>;\n+\t\t\tpinctrl-1 = <&cci1_0_sleep &cci1_1_sleep>;\n+\t\t\tpinctrl-names = \"default\", \"sleep\";\n+\n+\t\t\t#address-cells = <1>;\n+\t\t\t#size-cells = <0>;\n+\n+\t\t\tstatus = \"disabled\";\n+\n+\t\t\tcci1_i2c0: i2c-bus@0 {\n+\t\t\t\treg = <0>;\n+\t\t\t\tclock-frequency = <1000000>;\n+\t\t\t\t#address-cells = <1>;\n+\t\t\t\t#size-cells = <0>;\n+\t\t\t};\n+\n+\t\t\tcci1_i2c1: i2c-bus@1 {\n+\t\t\t\treg = <1>;\n+\t\t\t\tclock-frequency = <1000000>;\n+\t\t\t\t#address-cells = <1>;\n+\t\t\t\t#size-cells = <0>;\n+\t\t\t};\n+\t\t};\n+\n+\t\tcci2: cci@ac15000 {\n+\t\t\tcompatible = \"qcom,qcs8300-cci\", \"qcom,msm8996-cci\";\n+\t\t\treg = <0x0 0x0ac15000 0x0 0x1000>;\n+\n+\t\t\tinterrupts = <GIC_SPI 651 IRQ_TYPE_EDGE_RISING>;\n+\n+\t\t\tclocks = <&camcc CAM_CC_CPAS_AHB_CLK>,\n+\t\t\t\t <&camcc CAM_CC_CCI_2_CLK>;\n+\t\t\tclock-names = \"ahb\",\n+\t\t\t\t \"cci\";\n+\n+\t\t\tpower-domains = <&camcc CAM_CC_TITAN_TOP_GDSC>;\n+\n+\t\t\tpinctrl-0 = <&cci2_0_default &cci2_1_default>;\n+\t\t\tpinctrl-1 = <&cci2_0_sleep &cci2_1_sleep>;\n+\t\t\tpinctrl-names = \"default\", \"sleep\";\n+\n+\t\t\t#address-cells = <1>;\n+\t\t\t#size-cells = <0>;\n+\n+\t\t\tstatus = \"disabled\";\n+\n+\t\t\tcci2_i2c0: i2c-bus@0 {\n+\t\t\t\treg = <0>;\n+\t\t\t\tclock-frequency = <1000000>;\n+\t\t\t\t#address-cells = <1>;\n+\t\t\t\t#size-cells = <0>;\n+\t\t\t};\n+\n+\t\t\tcci2_i2c1: i2c-bus@1 {\n+\t\t\t\treg = <1>;\n+\t\t\t\tclock-frequency = <1000000>;\n+\t\t\t\t#address-cells = <1>;\n+\t\t\t\t#size-cells = <0>;\n+\t\t\t};\n+\t\t};\n+\n \t\tcamss: isp@ac78000 {\n \t\t\tcompatible = \"qcom,qcs8300-camss\";\n \n@@ -5876,6 +5987,198 @@ tlmm: pinctrl@f100000 {\n \t\t\t#interrupt-cells = <2>;\n \t\t\twakeup-parent = <&pdc>;\n \n+\t\t\tcci0_0_default: cci0-0-default-state {\n+\t\t\t\tsda-pins {\n+\t\t\t\t\tpins = \"gpio57\";\n+\t\t\t\t\tfunction = \"cci_i2c_sda\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-up = <2200>;\n+\t\t\t\t};\n+\n+\t\t\t\tscl-pins {\n+\t\t\t\t\tpins = \"gpio58\";\n+\t\t\t\t\tfunction = \"cci_i2c_scl\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-up = <2200>;\n+\t\t\t\t};\n+\t\t\t};\n+\n+\t\t\tcci0_0_sleep: cci0-0-sleep-state {\n+\t\t\t\tsda-pins {\n+\t\t\t\t\tpins = \"gpio57\";\n+\t\t\t\t\tfunction = \"cci_i2c_sda\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-down;\n+\t\t\t\t};\n+\n+\t\t\t\tscl-pins {\n+\t\t\t\t\tpins = \"gpio58\";\n+\t\t\t\t\tfunction = \"cci_i2c_scl\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-down;\n+\t\t\t\t};\n+\t\t\t};\n+\n+\t\t\tcci0_1_default: cci0-1-default-state {\n+\t\t\t\tsda-pins {\n+\t\t\t\t\tpins = \"gpio29\";\n+\t\t\t\t\tfunction = \"cci_i2c_sda\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-up = <2200>;\n+\t\t\t\t};\n+\n+\t\t\t\tscl-pins {\n+\t\t\t\t\tpins = \"gpio30\";\n+\t\t\t\t\tfunction = \"cci_i2c_scl\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-up = <2200>;\n+\t\t\t\t};\n+\t\t\t};\n+\n+\t\t\tcci0_1_sleep: cci0-1-sleep-state {\n+\t\t\t\tsda-pins {\n+\t\t\t\t\tpins = \"gpio29\";\n+\t\t\t\t\tfunction = \"cci_i2c_sda\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-down;\n+\t\t\t\t};\n+\n+\t\t\t\tscl-pins {\n+\t\t\t\t\tpins = \"gpio30\";\n+\t\t\t\t\tfunction = \"cci_i2c_scl\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-down;\n+\t\t\t\t};\n+\t\t\t};\n+\n+\t\t\tcci1_0_default: cci1-0-default-state {\n+\t\t\t\tsda-pins {\n+\t\t\t\t\tpins = \"gpio59\";\n+\t\t\t\t\tfunction = \"cci_i2c_sda\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-up = <2200>;\n+\t\t\t\t};\n+\n+\t\t\t\tscl-pins {\n+\t\t\t\t\tpins = \"gpio60\";\n+\t\t\t\t\tfunction = \"cci_i2c_scl\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-up = <2200>;\n+\t\t\t\t};\n+\t\t\t};\n+\n+\t\t\tcci1_0_sleep: cci1-0-sleep-state {\n+\t\t\t\tsda-pins {\n+\t\t\t\t\tpins = \"gpio59\";\n+\t\t\t\t\tfunction = \"cci_i2c_sda\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-down;\n+\t\t\t\t};\n+\n+\t\t\t\tscl-pins {\n+\t\t\t\t\tpins = \"gpio60\";\n+\t\t\t\t\tfunction = \"cci_i2c_scl\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-down;\n+\t\t\t\t};\n+\t\t\t};\n+\n+\t\t\tcci1_1_default: cci1-1-default-state {\n+\t\t\t\tsda-pins {\n+\t\t\t\t\tpins = \"gpio31\";\n+\t\t\t\t\tfunction = \"cci_i2c_sda\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-up = <2200>;\n+\t\t\t\t};\n+\n+\t\t\t\tscl-pins {\n+\t\t\t\t\tpins = \"gpio32\";\n+\t\t\t\t\tfunction = \"cci_i2c_scl\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-up = <2200>;\n+\t\t\t\t};\n+\t\t\t};\n+\n+\t\t\tcci1_1_sleep: cci1-1-sleep-state {\n+\t\t\t\tsda-pins {\n+\t\t\t\t\tpins = \"gpio31\";\n+\t\t\t\t\tfunction = \"cci_i2c_sda\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-down;\n+\t\t\t\t};\n+\n+\t\t\t\tscl-pins {\n+\t\t\t\t\tpins = \"gpio32\";\n+\t\t\t\t\tfunction = \"cci_i2c_scl\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-down;\n+\t\t\t\t};\n+\t\t\t};\n+\n+\t\t\tcci2_0_default: cci2-0-default-state {\n+\t\t\t\tsda-pins {\n+\t\t\t\t\tpins = \"gpio61\";\n+\t\t\t\t\tfunction = \"cci_i2c_sda\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-up = <2200>;\n+\t\t\t\t};\n+\n+\t\t\t\tscl-pins {\n+\t\t\t\t\tpins = \"gpio62\";\n+\t\t\t\t\tfunction = \"cci_i2c_scl\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-up = <2200>;\n+\t\t\t\t};\n+\t\t\t};\n+\n+\t\t\tcci2_0_sleep: cci2-0-sleep-state {\n+\t\t\t\tsda-pins {\n+\t\t\t\t\tpins = \"gpio61\";\n+\t\t\t\t\tfunction = \"cci_i2c_sda\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-down;\n+\t\t\t\t};\n+\n+\t\t\t\tscl-pins {\n+\t\t\t\t\tpins = \"gpio62\";\n+\t\t\t\t\tfunction = \"cci_i2c_scl\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-down;\n+\t\t\t\t};\n+\t\t\t};\n+\n+\t\t\tcci2_1_default: cci2-1-default-state {\n+\t\t\t\tsda-pins {\n+\t\t\t\t\tpins = \"gpio54\";\n+\t\t\t\t\tfunction = \"cci_i2c_sda\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-up = <2200>;\n+\t\t\t\t};\n+\n+\t\t\t\tscl-pins {\n+\t\t\t\t\tpins = \"gpio55\";\n+\t\t\t\t\tfunction = \"cci_i2c_scl\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-up = <2200>;\n+\t\t\t\t};\n+\t\t\t};\n+\n+\t\t\tcci2_1_sleep: cci2-1-sleep-state {\n+\t\t\t\tsda-pins {\n+\t\t\t\t\tpins = \"gpio54\";\n+\t\t\t\t\tfunction = \"cci_i2c_sda\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-down;\n+\t\t\t\t};\n+\n+\t\t\t\tscl-pins {\n+\t\t\t\t\tpins = \"gpio55\";\n+\t\t\t\t\tfunction = \"cci_i2c_scl\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-down;\n+\t\t\t\t};\n+\t\t\t};\n+\n \t\t\ths0_mi2s_active: hs0-mi2s-active-state {\n \t\t\t\tpins = \"gpio106\", \"gpio107\", \"gpio108\", \"gpio109\";\n \t\t\t\tfunction = \"hs0_mi2s\";\n", "prefixes": [ "v10", "2/5" ] }