Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2195491/?format=api
{ "id": 2195491, "url": "http://patchwork.ozlabs.org/api/patches/2195491/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260211083415.133534-5-skolothumtho@nvidia.com/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260211083415.133534-5-skolothumtho@nvidia.com>", "list_archive_url": null, "date": "2026-02-11T08:34:14", "name": "[v5,4/5] hw/arm/smmuv3: Introduce a helper function for event propagation", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "a484fd8e63584d760f38b66ff97cfbafa7d8e526", "submitter": { "id": 91580, "url": "http://patchwork.ozlabs.org/api/people/91580/?format=api", "name": "Shameer Kolothum Thodi", "email": "skolothumtho@nvidia.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260211083415.133534-5-skolothumtho@nvidia.com/mbox/", "series": [ { "id": 491794, "url": "http://patchwork.ozlabs.org/api/series/491794/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=491794", "date": "2026-02-11T08:34:10", "name": "vEVENTQ support for accelerated SMMUv3 devices", "version": 5, "mbox": "http://patchwork.ozlabs.org/series/491794/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2195491/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2195491/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=KQiY99iJ;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4f9sGC15Z9z1xpY\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 11 Feb 2026 19:36:03 +1100 (AEDT)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1vq5hU-0006oA-1c; Wed, 11 Feb 2026 03:35:56 -0500", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <skolothumtho@nvidia.com>)\n id 1vq5hM-0006mT-Rk; Wed, 11 Feb 2026 03:35:49 -0500", "from mail-westusazlp170100001.outbound.protection.outlook.com\n ([2a01:111:f403:c000::1] helo=BYAPR05CU005.outbound.protection.outlook.com)\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <skolothumtho@nvidia.com>)\n id 1vq5hH-0002lt-Fk; Wed, 11 Feb 2026 03:35:46 -0500", "from BLAPR03CA0063.namprd03.prod.outlook.com (2603:10b6:208:329::8)\n by DS4PR12MB999101.namprd12.prod.outlook.com (2603:10b6:8:2fb::11)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9611.10; Wed, 11 Feb\n 2026 08:35:36 +0000", "from BN3PEPF0000B06D.namprd21.prod.outlook.com\n (2603:10b6:208:329:cafe::ce) by BLAPR03CA0063.outlook.office365.com\n (2603:10b6:208:329::8) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9587.19 via Frontend Transport; Wed,\n 11 Feb 2026 08:35:36 +0000", "from mail.nvidia.com (216.228.117.161) by\n BN3PEPF0000B06D.mail.protection.outlook.com (10.167.243.72) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9632.0 via Frontend Transport; Wed, 11 Feb 2026 08:35:35 +0000", "from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Wed, 11 Feb\n 2026 00:35:19 -0800", "from NV-2Y5XW94.nvidia.com (10.126.231.35) by rnnvmail201.nvidia.com\n (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Wed, 11 Feb\n 2026 00:35:15 -0800" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=enfqcDLNBkmZV01md2+IBMyCfjY5JqKr927LYtBG3XkQs+WO/6D55KMtiUq0FSnLjm7FctQGfTLj2R9El1CatDWOyqPQjtWJofs8hd+d7FEwIxlxOvKFnIYmp+ee8YHGU4OqefolpeMjewp/m5pnuUSjQfEaN6k4mwB1s8iH+VikxnA64mkAUxRcDAWoHD9T77Q8ZTrcsDvX/wMsmncRVWHNRSHoT7vYN+EH2iJJdFymWpaelK4vSh2+c3E0stYG7E7cLwkfE4ftKSqva8/rOxndZl6YYs/MooVjaf9oTUXMwz3L2phvMxkhXVvQGRkNzWAYRMfTxGb2U9jRAunhbw==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=zZ44aXmBt53mz0Slgk1ui4ihtmzEBO/YNiuncm3EwTQ=;\n b=JdWdTP8gGBZ95XrPNwejhh0J1llXJmVCEDV+X2IGodGi3rzzetTkyEZ27B0t4Bu8HPzJx9s5cgujZiH4zHGEsGa3O/srhOfC4Nv0SXTxRrwTWgcRDsKZrRiif4iJBouTj/eIMs2e9KA7rOa3cT16YGT/jxzlI7WhsAs0epebA9oylktARPlrJb3s2ZsgTJciF4svGwdaAByJNKVUrTImjBisaPq0r6Nc+QK5vRXGPVHkNz/Y1SmXmIVEfLwkOlUZAFCNG99WXRvKDV3pQphmh/6iDwv+0g0Ht8YCvoqsjHhctQO3UNoTF1cX/u+uDbgSWLalyphCfFI7lKELBckotw==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.161) smtp.rcpttodomain=nongnu.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=zZ44aXmBt53mz0Slgk1ui4ihtmzEBO/YNiuncm3EwTQ=;\n b=KQiY99iJL0iz5SucT1VBtyKmyaY1zJHAtmnXDLSHrp4s+h7mq32mRjFDhbd/IgCNyv/Lsbn5Oxk6aGqprUHpcP6Yo7Q8e0dD2ePwc8oZMC7/bBPfUb+Q+TYd6HvXvOmn/WcFS0HspRbicAfmcRGr+bodCT03qIz4x85F0mYrT+W98l8UNZ0fCeQXqKLVNibJiR+Yy6rFjiQO5fLpsuiPfc0cN2lvUivjPt9mjhyRLQu3+9gXRYtlMMyctKE0EBtOHlR4y7mEA1iqeMuo85k+8sllxpfkrm9ijC0qQ5RJEWRe9rWs5TFLzLa2371ugL4zicxQ9tg6KbQPPSOdQJc9dQ==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.161)\n smtp.mailfrom=nvidia.com;\n dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": [ "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.161 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C", "permerror client-ip=2a01:111:f403:c000::1;\n envelope-from=skolothumtho@nvidia.com;\n helo=BYAPR05CU005.outbound.protection.outlook.com" ], "From": "Shameer Kolothum <skolothumtho@nvidia.com>", "To": "<qemu-arm@nongnu.org>, <qemu-devel@nongnu.org>", "CC": "<eric.auger@redhat.com>, <peter.maydell@linaro.org>,\n <nicolinc@nvidia.com>, <nathanc@nvidia.com>, <mochs@nvidia.com>,\n <jan@nvidia.com>, <jgg@nvidia.com>, <jonathan.cameron@huawei.com>,\n <zhangfei.gao@linaro.org>, <zhenzhong.duan@intel.com>, <kjaju@nvidia.com>,\n <skolothumtho@nvidia.com>", "Subject": "[PATCH v5 4/5] hw/arm/smmuv3: Introduce a helper function for event\n propagation", "Date": "Wed, 11 Feb 2026 08:34:14 +0000", "Message-ID": "<20260211083415.133534-5-skolothumtho@nvidia.com>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260211083415.133534-1-skolothumtho@nvidia.com>", "References": "<20260211083415.133534-1-skolothumtho@nvidia.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-Originating-IP": "[10.126.231.35]", "X-ClientProxiedBy": "rnnvmail201.nvidia.com (10.129.68.8) To\n rnnvmail201.nvidia.com (10.129.68.8)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "BN3PEPF0000B06D:EE_|DS4PR12MB999101:EE_", "X-MS-Office365-Filtering-Correlation-Id": "b9bdf8c4-387b-4acc-75f2-08de6948873b", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;\n ARA:13230040|36860700013|1800799024|376014|82310400026;", "X-Microsoft-Antispam-Message-Info": "\n tnlQmRPhwPLoM8FVx+TgUZwq+fantoyhTpXiYvm1pZKrDWSpspoXMKhS9DgcTwr0kYXwuRVsy39GqaJJKkYrKdsfxBenDkRBgqdhlhMtLgNbd39qYRTHypFRhzgOC8Yw92tcGxEtgWf0+aWkST9K8ocLQl3ifFkyHHjR+og+KcK0EkYlItGdW/+K/9lw8ts3oXyJJGrkUzOvkWPJRTjy0cH0ZDGipG050lk0Bfo2yRPd4NFFLT4xsZUnJbprlVq1itcePcBOBvP4jNZEcEdWPiwVII56FB+U+AZVrN7pkX7K3pp6l73F/hr0uuFH7uVTmsAwRuC7tEjhrR+yk5spSf9k+1sIOJ5IOnwrYkQCthRLCLuFmJI6PkwhtL0ElOEM8ynEttzS5K2yw59EE2qu2iSCaNc5Ruh5C9Cp/dRrRweHNhts3l2iAgU6lEFCCT1t0Bq1IjubM1dWqdDa4ejJMf0cAFUEpyC26LVn4dfmr0tSSvjunPoG5Tw2lkW5B9zSa5iTD+i52sNu0W0UYHioUOA3mZ56MOQGTkW8hM3EFLEaizFeeJ5M7Dwc1FD9ShID7filVHIASem5qysTMWKTiLnLoLhSJG7DkaJqMXvgeHZQIG5bgM34JjwbxHeohttUbkxdQNzuE+hgu0nNASv3Hx9gOfyRtjSVvsHVRZ5hazehEYEYYqvPu0duodf+I0fKkEgsrr6WO/kKeDZKTC/0BLwJzTX12o4LrcuRhF1z6RK3iQPIq+WPmUfb3K6pJ0y4pIwZhYNaxqFgsXhnCPqPMrhv+c18VqWLi0g41VN+Vr4C7oybcNvgEuDzVU/TyZpLtzJSXmkmcUAKC5yIgOahwpbTkJ0Qv0M24rSGevC61Jw9jw694N7Y3JxU+H/vio8vQBWajDf5xRioWHvobarIXA9GGKiELWmLFg8RKpudPXXUvmt3iToi5s1S53lrTHWKUpiXEU8aUMIcjXsFO10q+tbOsljHlQO2Qokpf3rtdUTNcTV7ysrxFPNvs2YHTc+EoEXAf6KaYGM8r/i5fepZ48bqEF5DGSgJOpFSkJTKnsqXy9F6qEm1ZWdEnKlesQB0skXk4eWYa8XiyUfycXaPfWkZNtasxxdP/RcTXC5LYSHa/xjClHDPIU2XiKcRlch8LUdrOV0du19xQOGEaROsT9rBu7c/iA8hK5Rg0CedERqxKKm7OgtdIFVWPlIYorlqxiFpPvOPQv2IaUOpWbaYRrMySs8WZ6p7v98nnet9bmmaaPFgMJCFaE/AdhUcvsYJDlkx2pJ7uBhSXsN73P9n88Z1X9Pqmoz9YR/6FabTuL+EqnVix57a0CoO2hZAPYRJ0F8LxtpxdYk2vAyV4MJd2C6oQbW4fPAQWRwo15IYq7uYbzo93AKG1mXiY50acuWE4vHgqEHMv67hZRUcxMOLZFrSHaX47ODRO4wICvio3+DAceevuP/7KpkJgbig+IziNQxjhAlhgmTka9kQR1aU6Ha9ZJeMXNjbsefLRk8tLJX9sKO96VRIqBxGrjkdRf/jUiB8SAaBBgYEchl0GA2Tqte7MSFZUwxtFVO8kXYrTgaUqNsnysmzMA9L1et+bYxobM86eYmbYL+zcc5UfrYBWQUKV/nlfUe1mWROX8C24cSKrFUFfV92fXNfZM8s7Oor/z2iVs1qHN7pqZQoTEkR9g==", "X-Forefront-Antispam-Report": "CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE;\n SFS:(13230040)(36860700013)(1800799024)(376014)(82310400026); DIR:OUT;\n SFP:1101;", "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1", "X-MS-Exchange-AntiSpam-MessageData-0": "\n Xh/O5jzYcwF62RPilHEYbfb3WIO1EiQeYrmPJ5v4TuMHEBKp2Hvq6f6rJ7Q+OFhqto+xSWhD1APdv1Eia+NqVmRx0es84WGMvoPveSfERWmZ5rbJoWO1Z5O66+PMniIhh9eC/SJvSd3N/5LdqY6j+4nWLplk9FLvluI88JsModIaj7zyinezLAXkIHDqGdaDryhzSOyeaByLBU1ihNsc0oMITdHETd6AsVh0znteodQ+H0zAQNJ4CFsU4ooSwx+OTnqTrV9G+QsxLcxCNUzaghgtdxemHNlXAtyHRX9JZB1YV1GnQyuYzT40ZY0QV1unx3q+msmkAbd9pDiNvqjJkcX7QTmfQvlAMgh9IKxtqqZA3POTg7Ut40IZwhSQQFLQTnDmwT8NZ7G6Rh8Y+ej5QAQ4S2XUlbCs2mHtS/VYJ+C2JTJjpIY2rMaaArApaJou", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "11 Feb 2026 08:35:35.8554 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n b9bdf8c4-387b-4acc-75f2-08de6948873b", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161];\n Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n BN3PEPF0000B06D.namprd21.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "DS4PR12MB999101", "X-Spam_score_int": "-10", "X-Spam_score": "-1.1", "X-Spam_bar": "-", "X-Spam_report": "(-1.1 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.001,\n DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n FORGED_SPF_HELO=1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_PASS=-0.001,\n SPF_NONE=0.001 autolearn=no autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Factor out the code that propagates event records to the guest into a\nhelper function. The accelerated SMMUv3 path can use this to propagate\nhost events in a subsequent patch.\n\nSince this helper may be called from outside the SMMUv3 core, take the\nmutex before accessing the Event Queue.\n\nNo functional change intended.\n\nReviewed-by: Nicolin Chen <nicolinc@nvidia.com>\nReviewed-by: Eric Auger <eric.auger@redhat.com>\nTested-by: Nicolin Chen <nicolinc@nvidia.com>\nSigned-off-by: Shameer Kolothum <skolothumtho@nvidia.com>\n---\n hw/arm/smmuv3-internal.h | 4 ++++\n hw/arm/smmuv3.c | 21 +++++++++++++++------\n hw/arm/trace-events | 2 +-\n 3 files changed, 20 insertions(+), 7 deletions(-)", "diff": "diff --git a/hw/arm/smmuv3-internal.h b/hw/arm/smmuv3-internal.h\nindex a6464425ec..b666109ad9 100644\n--- a/hw/arm/smmuv3-internal.h\n+++ b/hw/arm/smmuv3-internal.h\n@@ -352,7 +352,11 @@ typedef struct SMMUEventInfo {\n (x)->word[6] = (uint32_t)(addr & 0xffffffff); \\\n } while (0)\n \n+#define EVT_GET_TYPE(x) extract32((x)->word[0], 0, 8)\n+#define EVT_GET_SID(x) ((x)->word[1])\n+\n void smmuv3_record_event(SMMUv3State *s, SMMUEventInfo *event);\n+void smmuv3_propagate_event(SMMUv3State *s, Evt *evt);\n int smmu_find_ste(SMMUv3State *s, uint32_t sid, STE *ste, SMMUEventInfo *event);\n \n static inline int oas2bits(int oas_field)\ndiff --git a/hw/arm/smmuv3.c b/hw/arm/smmuv3.c\nindex 210ac038fe..148af80efd 100644\n--- a/hw/arm/smmuv3.c\n+++ b/hw/arm/smmuv3.c\n@@ -168,10 +168,23 @@ static MemTxResult smmuv3_write_eventq(SMMUv3State *s, Evt *evt)\n return MEMTX_OK;\n }\n \n+void smmuv3_propagate_event(SMMUv3State *s, Evt *evt)\n+{\n+ MemTxResult r;\n+\n+ trace_smmuv3_propagate_event(smmu_event_string(EVT_GET_TYPE(evt)),\n+ EVT_GET_SID(evt));\n+ qemu_mutex_lock(&s->mutex);\n+ r = smmuv3_write_eventq(s, evt);\n+ if (r != MEMTX_OK) {\n+ smmuv3_trigger_irq(s, SMMU_IRQ_GERROR, R_GERROR_EVENTQ_ABT_ERR_MASK);\n+ }\n+ qemu_mutex_unlock(&s->mutex);\n+}\n+\n void smmuv3_record_event(SMMUv3State *s, SMMUEventInfo *info)\n {\n Evt evt = {};\n- MemTxResult r;\n \n if (!smmuv3_eventq_enabled(s)) {\n return;\n@@ -251,11 +264,7 @@ void smmuv3_record_event(SMMUv3State *s, SMMUEventInfo *info)\n g_assert_not_reached();\n }\n \n- trace_smmuv3_record_event(smmu_event_string(info->type), info->sid);\n- r = smmuv3_write_eventq(s, &evt);\n- if (r != MEMTX_OK) {\n- smmuv3_trigger_irq(s, SMMU_IRQ_GERROR, R_GERROR_EVENTQ_ABT_ERR_MASK);\n- }\n+ smmuv3_propagate_event(s, &evt);\n info->recorded = true;\n }\n \ndiff --git a/hw/arm/trace-events b/hw/arm/trace-events\nindex 8135c0c734..3457536fb0 100644\n--- a/hw/arm/trace-events\n+++ b/hw/arm/trace-events\n@@ -40,7 +40,7 @@ smmuv3_cmdq_opcode(const char *opcode) \"<--- %s\"\n smmuv3_cmdq_consume_out(uint32_t prod, uint32_t cons, uint8_t prod_wrap, uint8_t cons_wrap) \"prod:%d, cons:%d, prod_wrap:%d, cons_wrap:%d \"\n smmuv3_cmdq_consume_error(const char *cmd_name, uint8_t cmd_error) \"Error on %s command execution: %d\"\n smmuv3_write_mmio(uint64_t addr, uint64_t val, unsigned size, uint32_t r) \"addr: 0x%\"PRIx64\" val:0x%\"PRIx64\" size: 0x%x(%d)\"\n-smmuv3_record_event(const char *type, uint32_t sid) \"%s sid=0x%x\"\n+smmuv3_propagate_event(const char *type, uint32_t sid) \"%s sid=0x%x\"\n smmuv3_find_ste(uint16_t sid, uint32_t features, uint16_t sid_split) \"sid=0x%x features:0x%x, sid_split:0x%x\"\n smmuv3_find_ste_2lvl(uint64_t strtab_base, uint64_t l1ptr, int l1_ste_offset, uint64_t l2ptr, int l2_ste_offset, int max_l2_ste) \"strtab_base:0x%\"PRIx64\" l1ptr:0x%\"PRIx64\" l1_off:0x%x, l2ptr:0x%\"PRIx64\" l2_off:0x%x max_l2_ste:%d\"\n smmuv3_get_ste(uint64_t addr) \"STE addr: 0x%\"PRIx64\n", "prefixes": [ "v5", "4/5" ] }