Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2194673/?format=api
{ "id": 2194673, "url": "http://patchwork.ozlabs.org/api/patches/2194673/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/patch/20260209-mtk-mach-clean-up-duplicates-v2-6-e3b22282c74d@baylibre.com/", "project": { "id": 18, "url": "http://patchwork.ozlabs.org/api/projects/18/?format=api", "name": "U-Boot", "link_name": "uboot", "list_id": "u-boot.lists.denx.de", "list_email": "u-boot@lists.denx.de", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260209-mtk-mach-clean-up-duplicates-v2-6-e3b22282c74d@baylibre.com>", "list_archive_url": null, "date": "2026-02-09T16:39:31", "name": "[v2,6/7] arm: mediatek: consolidate ARMv8 memory maps", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "5a2f30fdbf35773d00332207ab397f5dd667f32d", "submitter": { "id": 87228, "url": "http://patchwork.ozlabs.org/api/people/87228/?format=api", "name": "David Lechner", "email": "dlechner@baylibre.com" }, "delegate": { "id": 3651, "url": "http://patchwork.ozlabs.org/api/users/3651/?format=api", "username": "trini", "first_name": "Tom", "last_name": "Rini", "email": "trini@ti.com" }, "mbox": "http://patchwork.ozlabs.org/project/uboot/patch/20260209-mtk-mach-clean-up-duplicates-v2-6-e3b22282c74d@baylibre.com/mbox/", "series": [ { "id": 491533, "url": "http://patchwork.ozlabs.org/api/series/491533/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/list/?series=491533", "date": "2026-02-09T16:39:25", "name": "arm: mediatek: clean up some redundant board init", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/491533/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2194673/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2194673/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<u-boot-bounces@lists.denx.de>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=baylibre-com.20230601.gappssmtp.com\n header.i=@baylibre-com.20230601.gappssmtp.com header.a=rsa-sha256\n header.s=20230601 header.b=Lh+z+VHc;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de\n (client-ip=85.214.62.61; helo=phobos.denx.de;\n envelope-from=u-boot-bounces@lists.denx.de; receiver=patchwork.ozlabs.org)", "phobos.denx.de;\n dmarc=none (p=none dis=none) header.from=baylibre.com", "phobos.denx.de;\n spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de", "phobos.denx.de;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=baylibre-com.20230601.gappssmtp.com\n header.i=@baylibre-com.20230601.gappssmtp.com header.b=\"Lh+z+VHc\";\n\tdkim-atps=neutral", "phobos.denx.de;\n dmarc=none (p=none dis=none) header.from=baylibre.com", "phobos.denx.de;\n spf=pass smtp.mailfrom=dlechner@baylibre.com" ], "Received": [ "from phobos.denx.de (phobos.denx.de [85.214.62.61])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4f8rr13yTVz1xvc\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 10 Feb 2026 04:13:21 +1100 (AEDT)", "from h2850616.stratoserver.net (localhost [IPv6:::1])\n\tby phobos.denx.de (Postfix) with ESMTP id B133983D0B;\n\tMon, 9 Feb 2026 18:12:18 +0100 (CET)", "by phobos.denx.de (Postfix, from userid 109)\n id B74698341A; Mon, 9 Feb 2026 17:40:31 +0100 (CET)", "from mail-ot1-x333.google.com (mail-ot1-x333.google.com\n [IPv6:2607:f8b0:4864:20::333])\n (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits))\n (No client certificate requested)\n by phobos.denx.de (Postfix) with ESMTPS id 4569C805D7\n for <u-boot@lists.denx.de>; Mon, 9 Feb 2026 17:40:29 +0100 (CET)", "by mail-ot1-x333.google.com with SMTP id\n 46e09a7af769-7cfd9b898cdso2702221a34.2\n for <u-boot@lists.denx.de>; Mon, 09 Feb 2026 08:40:29 -0800 (PST)", "from [127.0.1.1] ([2600:8803:e7e4:500:cee0:eb0c:b683:ad1d])\n by smtp.gmail.com with ESMTPSA id\n 46e09a7af769-7d464785d7esm7731139a34.15.2026.02.09.08.40.27\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 09 Feb 2026 08:40:27 -0800 (PST)" ], "X-Spam-Checker-Version": "SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de", "X-Spam-Level": "", "X-Spam-Status": "No, score=-1.9 required=5.0 tests=BAYES_00,DKIM_SIGNED,\n DKIM_VALID,RCVD_IN_DNSWL_BLOCKED,SPF_HELO_NONE,SPF_PASS autolearn=ham\n autolearn_force=no version=3.4.2", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1770655228;\n x=1771260028;\n darn=lists.denx.de;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:from:to:cc:subject:date:message-id\n :reply-to; bh=GUJW7S413G0RwyPC/q29z3hHbdcHZIzRCOLvXMZr4NU=;\n b=Lh+z+VHcMgVqZVgOBfWdhLIzhGy1PKT7omVWSJs3VE2pSztffObxgcDFUaM427PQpC\n i/ETfrOotqGz9g+P5OvnKPQJEjYsEauPbWi8GSo4P8uGuu586jglXQfW+WbGTYrSEzkS\n ybUBNzVMs7m7MNqSV9FBFGTesiv99zrjRB0MFayJUh8mUXwdGCYMK2z9cdfVdQhg7JKK\n yc6PLNs7pyOeQyG7NfFTZbm66JsJy+muzPQUpiNMlBiIJEyLZsFwZ8hzZzXK1csr2Mkn\n 6a6f97BAx+/bQY2z8D03OD4LsuhUws4ecSyRaRAxcj4G/uMSRo+8JxflBejqbmZM9+rM\n cHmg==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20230601; t=1770655228; x=1771260028;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=GUJW7S413G0RwyPC/q29z3hHbdcHZIzRCOLvXMZr4NU=;\n b=uuBzJBD9fIGIZLKGyAKY5bFhzprlxIlvPhgoZaPWj5vi7X2T4xYClXxrUEmcM96Ph8\n 01doTxVjJs0DCzryyKyr1cx/FdShYFRdrqqdvKKDSlVjCG8iH/h+o04ZU0+H9x6aGSU8\n GZWF8K/bN2bPnHWR3IIIhcsTtQqrh4ER1i1umdSVugchIVJPvMWq6HzNYuItURkxw8bw\n mGbXCXwkx7G2THpa/2mUivrm3kAwp1Jp2qOPZk1+yXnJYTwByJ3i3UTsr22mr0fqEF+5\n +AXCNeWIIlSgenSU5/gbN/LjYM6RnJRLLkbmc3b8MZzE9cRFTeNlx/SaQ8onGMy0PerI\n MUDg==", "X-Forwarded-Encrypted": "i=1;\n AJvYcCU/5jgbMOyR9qhHzUmj/WwmN00zg0Du0D7GEFwhiVRVIqbTEHFlJ4oYFM8jqnbADMecvk7zvps=@lists.denx.de", "X-Gm-Message-State": "AOJu0YyyFecVxaca1abqxTLCQ6z7kc7QCBtOF+rSY+OQsIy3sWGWKvGi\n qXZ+x7mGaxNiLI8rhun3oTiK9xLFifdM3UbBEKt41+Oxlg1LkzWkVo1V93ZFtx+MjTE=", "X-Gm-Gg": "AZuq6aJDqtrN2U8dPxPWew8p7sceNgQRf27Aju3nycTaI20F59tGnbzXPEqxqrWJfiF\n IihB5YRcuvElPRi0HKHNjx0ph7e4giRcympUxB3d2ijW4cwwLbdJ2xlGWSwq2xzQ4Nj2C0wFF5Z\n YZMb0wIVhpm8bJbJwnV6PA+lgWj+p0gSwBADBolz/K2qIXAg9vuhkM0EXPOdGVy+YkxUZraf7gO\n EgoBK2DTa50sM0yRKO4maCP8MFXzoip1PsZ8uu3Hw0V8SmFondkMZ8nbqNtLEdzbqpCvH7NUSs4\n ziSdkM/Y3ukAnPPr3O+Vy3qAQAhMW6slUG3zMhCTTWdo0fiGT++/rhgt5wEz1lx1prx+MrIJqgF\n e5IjTc6BANu7JTIEEl62mOfc3ayiGI6r2Sej/AfW1tTzabEHQkJOxfl+yKcVrAd+UxsUCglcDt/\n oAgf//poXiy3mKCgY=", "X-Received": "by 2002:a05:6830:8287:b0:7cf:d4b2:d64e with SMTP id\n 46e09a7af769-7d4643e57e9mr6884070a34.3.1770655227927;\n Mon, 09 Feb 2026 08:40:27 -0800 (PST)", "From": "David Lechner <dlechner@baylibre.com>", "Date": "Mon, 09 Feb 2026 10:39:31 -0600", "Subject": "[PATCH v2 6/7] arm: mediatek: consolidate ARMv8 memory maps", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "7bit", "Message-Id": "\n <20260209-mtk-mach-clean-up-duplicates-v2-6-e3b22282c74d@baylibre.com>", "References": "\n <20260209-mtk-mach-clean-up-duplicates-v2-0-e3b22282c74d@baylibre.com>", "In-Reply-To": "\n <20260209-mtk-mach-clean-up-duplicates-v2-0-e3b22282c74d@baylibre.com>", "To": "Tom Rini <trini@konsulko.com>, Ryder Lee <ryder.lee@mediatek.com>,\n Weijie Gao <weijie.gao@mediatek.com>,\n Chunfeng Yun <chunfeng.yun@mediatek.com>,\n Igor Belwon <igor.belwon@mentallysanemainliners.org>,\n GSS_MTK_Uboot_upstream <GSS_MTK_Uboot_upstream@mediatek.com>", "Cc": "Julien Stephan <jstephan@baylibre.com>,\n Arnaud Ferraris <arnaud.ferraris@collabora.com>, u-boot@lists.denx.de,\n David Lechner <dlechner@baylibre.com>", "X-Mailer": "b4 0.14.3", "X-Developer-Signature": "v=1; a=openpgp-sha256; l=13348;\n i=dlechner@baylibre.com; h=from:subject:message-id;\n bh=2JiSZM2AoHp9CztPoQCowsq/dkCaZZ4Ly67X2JF9JCM=;\n b=owEBhAF7/pANAwAKAcLMIAH/AY/AAcsmYgBpig3pe+JKqwfn9srcQRJyFc/qTYHEZdrGtWpd0\n QeFSGOc//+JAUoEAAEKADQWIQTsGNmeYg6D1pzYaJjCzCAB/wGPwAUCaYoN6RYcZGxlY2huZXJA\n YmF5bGlicmUuY29tAAoJEMLMIAH/AY/A6ewH/j2Xvry/djjXdxwXMDv3ZhgIyLrw5kkZqhLAY/E\n 7Wogf/l8nrqwggZxRa0CUaxXJBpnDM7qV6iHQVde74IiFdVrsMDIDsKvA06/SqFpR+E1ByJ0bMZ\n L3acMizxpr0OEyE3+wYV1Vn/rXt2Tpe+MQRI94FCEz1o0Zo7lZPzq9vPC7qhgp+CeleakmqbUvh\n 4IpouMrMjS1cYQ77VfpC66j78Tv7o+fRqbcSCTV6tZn/MtpgeUXVh9vFhb0JhSzgBpcq6Ie/6GO\n 5q0yCbhHdAbl5czLvsxO7fMbwFUpjgCAkLWf1ohQnHE4bpXcQkDe/xAGwxy9VPnSfM/EePVC8Zg\n 1xCc=", "X-Developer-Key": "i=dlechner@baylibre.com; a=openpgp;\n fpr=8A73D82A6A1F509907F373881F8AF88C82F77C03", "X-Mailman-Approved-At": "Mon, 09 Feb 2026 18:12:16 +0100", "X-BeenThere": "u-boot@lists.denx.de", "X-Mailman-Version": "2.1.39", "Precedence": "list", "List-Id": "U-Boot discussion <u-boot.lists.denx.de>", "List-Unsubscribe": "<https://lists.denx.de/options/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=unsubscribe>", "List-Archive": "<https://lists.denx.de/pipermail/u-boot/>", "List-Post": "<mailto:u-boot@lists.denx.de>", "List-Help": "<mailto:u-boot-request@lists.denx.de?subject=help>", "List-Subscribe": "<https://lists.denx.de/listinfo/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=subscribe>", "Errors-To": "u-boot-bounces@lists.denx.de", "Sender": "\"U-Boot\" <u-boot-bounces@lists.denx.de>", "X-Virus-Scanned": "clamav-milter 0.103.8 at phobos.denx.de", "X-Virus-Status": "Clean" }, "content": "Consolidate all mem_map definitions for MediaTek ARMv8 platforms into a\nsingle file. The size of the DDR and MMIO regions can vary, so Kconfig\noptions are added to configure them by target.\n\nSigned-off-by: David Lechner <dlechner@baylibre.com>\n---\nv2 changes:\n* Don't delete defconfig entries in MAINTAINERS.\n---\n arch/arm/mach-mediatek/Kconfig | 21 ++++++++++++++++\n arch/arm/mach-mediatek/Makefile | 1 +\n .../arm/mach-mediatek/armv8-mem-map.c | 16 +++++-------\n arch/arm/mach-mediatek/mt7622/init.c | 20 ---------------\n arch/arm/mach-mediatek/mt7981/init.c | 21 ----------------\n arch/arm/mach-mediatek/mt7986/init.c | 21 ----------------\n arch/arm/mach-mediatek/mt7987/init.c | 21 ----------------\n arch/arm/mach-mediatek/mt7988/init.c | 21 ----------------\n arch/arm/mach-mediatek/mt8183/init.c | 20 ---------------\n arch/arm/mach-mediatek/mt8512/init.c | 21 ----------------\n arch/arm/mach-mediatek/mt8516/init.c | 20 ---------------\n arch/arm/mach-mediatek/mt8518/init.c | 21 ----------------\n board/mediatek/MAINTAINERS | 2 --\n board/mediatek/mt8365_evk/Makefile | 3 ---\n board/mediatek/mt8390_evk/Makefile | 3 ---\n board/mediatek/mt8390_evk/mt8390_evk.c | 29 ----------------------\n 16 files changed, 28 insertions(+), 233 deletions(-)", "diff": "diff --git a/arch/arm/mach-mediatek/Kconfig b/arch/arm/mach-mediatek/Kconfig\nindex d1d2605b2cc..33717a1864f 100644\n--- a/arch/arm/mach-mediatek/Kconfig\n+++ b/arch/arm/mach-mediatek/Kconfig\n@@ -130,6 +130,27 @@ config TARGET_MT8518\n \n endchoice\n \n+if ARM64\n+\n+config MTK_MEM_MAP_DDR_SIZE\n+\thex \"DDR .size in mem_map\"\n+\tdefault 0x200000000 if TARGET_MT7987 || TARGET_MT7988 || TARGET_MT8188\n+\tdefault 0xc0000000 if TARGET_MT8365\n+\tdefault 0x80000000 if TARGET_MT7981 || TARGET_MT7986 || TARGET_MT8183\n+\tdefault 0x40000000 if TARGET_MT7622 || TARGET_MT8512\n+\tdefault 0x20000000\n+\thelp\n+\t\tTarget-specific DDR region size in mem_map.\n+\n+config MTK_MEM_MAP_MMIO_SIZE\n+\thex \"MMIO .size in mem_map\"\n+\tdefault 0x40000000 if TARGET_MT7622 || TARGET_MT7981 || TARGET_MT7986 || TARGET_MT7987 || TARGET_MT7988 || TARGET_MT8512\n+\tdefault 0x20000000\n+\thelp\n+\t\tTarget-specific MMIO region size in mem_map.\n+\n+endif\n+\n config SYS_BOARD\n \tstring \"Board name\"\n \tdefault \"mt7622\" if TARGET_MT7622\ndiff --git a/arch/arm/mach-mediatek/Makefile b/arch/arm/mach-mediatek/Makefile\nindex 44591bed6fa..17e645989e5 100644\n--- a/arch/arm/mach-mediatek/Makefile\n+++ b/arch/arm/mach-mediatek/Makefile\n@@ -1,5 +1,6 @@\n # SPDX-License-Identifier:\tGPL-2.0\n \n+obj-$(CONFIG_ARM64) += armv8-mem-map.o\n obj-y\t+= cpu.o\n obj-$(CONFIG_MTK_TZ_MOVABLE)\t+= tzcfg.o\n obj-$(CONFIG_XPL_BUILD)\t+= spl.o\ndiff --git a/board/mediatek/mt8365_evk/mt8365_evk.c b/arch/arm/mach-mediatek/armv8-mem-map.c\nsimilarity index 54%\nrename from board/mediatek/mt8365_evk/mt8365_evk.c\nrename to arch/arm/mach-mediatek/armv8-mem-map.c\nindex 41a6febf03d..3587a2a9dd2 100644\n--- a/board/mediatek/mt8365_evk/mt8365_evk.c\n+++ b/arch/arm/mach-mediatek/armv8-mem-map.c\n@@ -1,28 +1,24 @@\n-// SPDX-License-Identifier: GPL-2.0\n-/*\n- * Copyright (C) 2023 BayLibre SAS\n- * Author: Julien Masson <jmasson@baylibre.com>\n- */\n+// SPDX-License-Identifier: GPL-2.0-only\n \n #include <asm/armv8/mmu.h>\n \n-static struct mm_region mt8365_evk_mem_map[] = {\n+static struct mm_region mediatek_mem_map[] = {\n \t{\n \t\t/* DDR */\n \t\t.virt = 0x40000000UL,\n \t\t.phys = 0x40000000UL,\n-\t\t.size = 0xc0000000UL,\n+\t\t.size = CONFIG_MTK_MEM_MAP_DDR_SIZE,\n \t\t.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_OUTER_SHARE,\n \t}, {\n \t\t.virt = 0x00000000UL,\n \t\t.phys = 0x00000000UL,\n-\t\t.size = 0x20000000UL,\n+\t\t.size = CONFIG_MTK_MEM_MAP_MMIO_SIZE,\n \t\t.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |\n \t\t\t PTE_BLOCK_NON_SHARE |\n \t\t\t PTE_BLOCK_PXN | PTE_BLOCK_UXN\n \t}, {\n-\t\t0,\n+\t\t/* List terminator */\n \t}\n };\n \n-struct mm_region *mem_map = mt8365_evk_mem_map;\n+struct mm_region *mem_map = mediatek_mem_map;\ndiff --git a/arch/arm/mach-mediatek/mt7622/init.c b/arch/arm/mach-mediatek/mt7622/init.c\nindex 368f2916224..a043ca87398 100644\n--- a/arch/arm/mach-mediatek/mt7622/init.c\n+++ b/arch/arm/mach-mediatek/mt7622/init.c\n@@ -36,23 +36,3 @@ void reset_cpu(void)\n {\n \tpsci_system_reset();\n }\n-\n-static struct mm_region mt7622_mem_map[] = {\n-\t{\n-\t\t/* DDR */\n-\t\t.virt = 0x40000000UL,\n-\t\t.phys = 0x40000000UL,\n-\t\t.size = 0x40000000UL,\n-\t\t.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_OUTER_SHARE,\n-\t}, {\n-\t\t.virt = 0x00000000UL,\n-\t\t.phys = 0x00000000UL,\n-\t\t.size = 0x40000000UL,\n-\t\t.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |\n-\t\t\t PTE_BLOCK_NON_SHARE |\n-\t\t\t PTE_BLOCK_PXN | PTE_BLOCK_UXN\n-\t}, {\n-\t\t0,\n-\t}\n-};\n-struct mm_region *mem_map = mt7622_mem_map;\ndiff --git a/arch/arm/mach-mediatek/mt7981/init.c b/arch/arm/mach-mediatek/mt7981/init.c\nindex 07da5897190..79afd6ce6be 100644\n--- a/arch/arm/mach-mediatek/mt7981/init.c\n+++ b/arch/arm/mach-mediatek/mt7981/init.c\n@@ -30,24 +30,3 @@ void reset_cpu(void)\n {\n \tpsci_system_reset();\n }\n-\n-static struct mm_region mt7981_mem_map[] = {\n-\t{\n-\t\t/* DDR */\n-\t\t.virt = 0x40000000UL,\n-\t\t.phys = 0x40000000UL,\n-\t\t.size = 0x80000000UL,\n-\t\t.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_OUTER_SHARE,\n-\t}, {\n-\t\t.virt = 0x00000000UL,\n-\t\t.phys = 0x00000000UL,\n-\t\t.size = 0x40000000UL,\n-\t\t.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |\n-\t\t\t PTE_BLOCK_NON_SHARE |\n-\t\t\t PTE_BLOCK_PXN | PTE_BLOCK_UXN\n-\t}, {\n-\t\t0,\n-\t}\n-};\n-\n-struct mm_region *mem_map = mt7981_mem_map;\ndiff --git a/arch/arm/mach-mediatek/mt7986/init.c b/arch/arm/mach-mediatek/mt7986/init.c\nindex a521c95bd9d..1fe56b3f145 100644\n--- a/arch/arm/mach-mediatek/mt7986/init.c\n+++ b/arch/arm/mach-mediatek/mt7986/init.c\n@@ -30,24 +30,3 @@ void reset_cpu(void)\n {\n \tpsci_system_reset();\n }\n-\n-static struct mm_region mt7986_mem_map[] = {\n-\t{\n-\t\t/* DDR */\n-\t\t.virt = 0x40000000UL,\n-\t\t.phys = 0x40000000UL,\n-\t\t.size = 0x80000000UL,\n-\t\t.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_OUTER_SHARE,\n-\t}, {\n-\t\t.virt = 0x00000000UL,\n-\t\t.phys = 0x00000000UL,\n-\t\t.size = 0x40000000UL,\n-\t\t.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |\n-\t\t\t PTE_BLOCK_NON_SHARE |\n-\t\t\t PTE_BLOCK_PXN | PTE_BLOCK_UXN\n-\t}, {\n-\t\t0,\n-\t}\n-};\n-\n-struct mm_region *mem_map = mt7986_mem_map;\ndiff --git a/arch/arm/mach-mediatek/mt7987/init.c b/arch/arm/mach-mediatek/mt7987/init.c\nindex 8b268297809..6364ab497f7 100644\n--- a/arch/arm/mach-mediatek/mt7987/init.c\n+++ b/arch/arm/mach-mediatek/mt7987/init.c\n@@ -39,24 +39,3 @@ void reset_cpu(ulong addr)\n {\n \tpsci_system_reset();\n }\n-\n-static struct mm_region mt7987_mem_map[] = {\n-\t{\n-\t\t/* DDR */\n-\t\t.virt = 0x40000000UL,\n-\t\t.phys = 0x40000000UL,\n-\t\t.size = 0x200000000ULL,\n-\t\t.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_OUTER_SHARE,\n-\t}, {\n-\t\t.virt = 0x00000000UL,\n-\t\t.phys = 0x00000000UL,\n-\t\t.size = 0x40000000UL,\n-\t\t.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |\n-\t\t\t PTE_BLOCK_NON_SHARE |\n-\t\t\t PTE_BLOCK_PXN | PTE_BLOCK_UXN\n-\t}, {\n-\t\t0,\n-\t}\n-};\n-\n-struct mm_region *mem_map = mt7987_mem_map;\ndiff --git a/arch/arm/mach-mediatek/mt7988/init.c b/arch/arm/mach-mediatek/mt7988/init.c\nindex 8bdd3848d26..7ff843585ec 100644\n--- a/arch/arm/mach-mediatek/mt7988/init.c\n+++ b/arch/arm/mach-mediatek/mt7988/init.c\n@@ -38,24 +38,3 @@ void reset_cpu(ulong addr)\n {\n \tpsci_system_reset();\n }\n-\n-static struct mm_region mt7988_mem_map[] = {\n-\t{\n-\t\t/* DDR */\n-\t\t.virt = 0x40000000UL,\n-\t\t.phys = 0x40000000UL,\n-\t\t.size = 0x200000000ULL,\n-\t\t.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_OUTER_SHARE,\n-\t}, {\n-\t\t.virt = 0x00000000UL,\n-\t\t.phys = 0x00000000UL,\n-\t\t.size = 0x40000000UL,\n-\t\t.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |\n-\t\t\t PTE_BLOCK_NON_SHARE |\n-\t\t\t PTE_BLOCK_PXN | PTE_BLOCK_UXN\n-\t}, {\n-\t\t0,\n-\t}\n-};\n-\n-struct mm_region *mem_map = mt7988_mem_map;\ndiff --git a/arch/arm/mach-mediatek/mt8183/init.c b/arch/arm/mach-mediatek/mt8183/init.c\nindex b445f3ea1e3..8dbf9c3df7e 100644\n--- a/arch/arm/mach-mediatek/mt8183/init.c\n+++ b/arch/arm/mach-mediatek/mt8183/init.c\n@@ -47,23 +47,3 @@ int print_cpuinfo(void)\n \tprintf(\"CPU: MediaTek MT8183\\n\");\n \treturn 0;\n }\n-\n-static struct mm_region mt8183_mem_map[] = {\n-\t{\n-\t\t/* DDR */\n-\t\t.virt = 0x40000000UL,\n-\t\t.phys = 0x40000000UL,\n-\t\t.size = 0x80000000UL,\n-\t\t.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_OUTER_SHARE,\n-\t}, {\n-\t\t.virt = 0x00000000UL,\n-\t\t.phys = 0x00000000UL,\n-\t\t.size = 0x20000000UL,\n-\t\t.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |\n-\t\t\t PTE_BLOCK_NON_SHARE |\n-\t\t\t PTE_BLOCK_PXN | PTE_BLOCK_UXN\n-\t}, {\n-\t\t0,\n-\t}\n-};\n-struct mm_region *mem_map = mt8183_mem_map;\ndiff --git a/arch/arm/mach-mediatek/mt8512/init.c b/arch/arm/mach-mediatek/mt8512/init.c\nindex 3b48caf5196..361c589cbc2 100644\n--- a/arch/arm/mach-mediatek/mt8512/init.c\n+++ b/arch/arm/mach-mediatek/mt8512/init.c\n@@ -59,24 +59,3 @@ int print_cpuinfo(void)\n \tdebug(\"CPU: MediaTek MT8512\\n\");\n \treturn 0;\n }\n-\n-static struct mm_region mt8512_mem_map[] = {\n-\t{\n-\t\t/* DDR */\n-\t\t.virt = 0x40000000UL,\n-\t\t.phys = 0x40000000UL,\n-\t\t.size = 0x40000000UL,\n-\t\t.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_OUTER_SHARE,\n-\t}, {\n-\t\t.virt = 0x00000000UL,\n-\t\t.phys = 0x00000000UL,\n-\t\t.size = 0x40000000UL,\n-\t\t.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |\n-\t\t\t PTE_BLOCK_NON_SHARE |\n-\t\t\t PTE_BLOCK_PXN | PTE_BLOCK_UXN\n-\t}, {\n-\t\t0,\n-\t}\n-};\n-\n-struct mm_region *mem_map = mt8512_mem_map;\ndiff --git a/arch/arm/mach-mediatek/mt8516/init.c b/arch/arm/mach-mediatek/mt8516/init.c\nindex 82f8c509745..1d925dd478a 100644\n--- a/arch/arm/mach-mediatek/mt8516/init.c\n+++ b/arch/arm/mach-mediatek/mt8516/init.c\n@@ -94,23 +94,3 @@ int print_cpuinfo(void)\n \tprintf(\"CPU: MediaTek MT8516\\n\");\n \treturn 0;\n }\n-\n-static struct mm_region mt8516_mem_map[] = {\n-\t{\n-\t\t/* DDR */\n-\t\t.virt = 0x40000000UL,\n-\t\t.phys = 0x40000000UL,\n-\t\t.size = 0x20000000UL,\n-\t\t.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_OUTER_SHARE,\n-\t}, {\n-\t\t.virt = 0x00000000UL,\n-\t\t.phys = 0x00000000UL,\n-\t\t.size = 0x20000000UL,\n-\t\t.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |\n-\t\t\t PTE_BLOCK_NON_SHARE |\n-\t\t\t PTE_BLOCK_PXN | PTE_BLOCK_UXN\n-\t}, {\n-\t\t0,\n-\t}\n-};\n-struct mm_region *mem_map = mt8516_mem_map;\ndiff --git a/arch/arm/mach-mediatek/mt8518/init.c b/arch/arm/mach-mediatek/mt8518/init.c\nindex c04bcb63517..8fa1346021a 100644\n--- a/arch/arm/mach-mediatek/mt8518/init.c\n+++ b/arch/arm/mach-mediatek/mt8518/init.c\n@@ -51,24 +51,3 @@ int print_cpuinfo(void)\n \tprintf(\"CPU: MediaTek MT8518\\n\");\n \treturn 0;\n }\n-\n-static struct mm_region mt8518_mem_map[] = {\n-\t{\n-\t\t/* DDR */\n-\t\t.virt = 0x40000000UL,\n-\t\t.phys = 0x40000000UL,\n-\t\t.size = 0x20000000UL,\n-\t\t.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_OUTER_SHARE,\n-\t}, {\n-\t\t.virt = 0x00000000UL,\n-\t\t.phys = 0x00000000UL,\n-\t\t.size = 0x20000000UL,\n-\t\t.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |\n-\t\t\t PTE_BLOCK_NON_SHARE |\n-\t\t\t PTE_BLOCK_PXN | PTE_BLOCK_UXN\n-\t}, {\n-\t\t0,\n-\t}\n-};\n-\n-struct mm_region *mem_map = mt8518_mem_map;\ndiff --git a/board/mediatek/MAINTAINERS b/board/mediatek/MAINTAINERS\nindex 3345c87d30b..5d19892e26b 100644\n--- a/board/mediatek/MAINTAINERS\n+++ b/board/mediatek/MAINTAINERS\n@@ -1,12 +1,10 @@\n MT8365 EVK\n M:\tJulien Masson <jmasson@baylibre.com>\n S:\tMaintained\n-F:\tboard/mediatek/mt8365_evk/\n F:\tconfigs/mt8365_evk_defconfig\n \n MT8390 EVK\n M:\tJulien Masson <jmasson@baylibre.com>\n M:\tMacpaul Lin <Macpaul.Lin@mediatek.com>\n S:\tMaintained\n-F:\tboard/mediatek/mt8390_evk/\n F:\tconfigs/mt8390_evk_defconfig\ndiff --git a/board/mediatek/mt8365_evk/Makefile b/board/mediatek/mt8365_evk/Makefile\ndeleted file mode 100644\nindex 90fc92b28c5..00000000000\n--- a/board/mediatek/mt8365_evk/Makefile\n+++ /dev/null\n@@ -1,3 +0,0 @@\n-# SPDX-License-Identifier:\tGPL-2.0\n-\n-obj-y += mt8365_evk.o\ndiff --git a/board/mediatek/mt8390_evk/Makefile b/board/mediatek/mt8390_evk/Makefile\ndeleted file mode 100644\nindex a26d46838c4..00000000000\n--- a/board/mediatek/mt8390_evk/Makefile\n+++ /dev/null\n@@ -1,3 +0,0 @@\n-# SPDX-License-Identifier:\tGPL-2.0\n-\n-obj-y += mt8390_evk.o\ndiff --git a/board/mediatek/mt8390_evk/mt8390_evk.c b/board/mediatek/mt8390_evk/mt8390_evk.c\ndeleted file mode 100644\nindex 5731199bf83..00000000000\n--- a/board/mediatek/mt8390_evk/mt8390_evk.c\n+++ /dev/null\n@@ -1,29 +0,0 @@\n-// SPDX-License-Identifier: GPL-2.0\n-/*\n- * Copyright (C) 2026 BayLibre SAS\n- * Author: Julien Masson <jmasson@baylibre.com>\n- */\n-\n-#include <linux/types.h>\n-#include <asm/armv8/mmu.h>\n-\n-static struct mm_region mt8390_evk_mem_map[] = {\n-\t{\n-\t\t/* DDR */\n-\t\t.virt = 0x40000000UL,\n-\t\t.phys = 0x40000000UL,\n-\t\t.size = 0x200000000UL,\n-\t\t.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_OUTER_SHARE,\n-\t}, {\n-\t\t.virt = 0x00000000UL,\n-\t\t.phys = 0x00000000UL,\n-\t\t.size = 0x20000000UL,\n-\t\t.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |\n-\t\t\t PTE_BLOCK_NON_SHARE |\n-\t\t\t PTE_BLOCK_PXN | PTE_BLOCK_UXN\n-\t}, {\n-\t\t0,\n-\t}\n-};\n-\n-struct mm_region *mem_map = mt8390_evk_mem_map;\n", "prefixes": [ "v2", "6/7" ] }