Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2194354/?format=api
{ "id": 2194354, "url": "http://patchwork.ozlabs.org/api/patches/2194354/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260208180936.2026329-4-mmaddireddy@nvidia.com/", "project": { "id": 28, "url": "http://patchwork.ozlabs.org/api/projects/28/?format=api", "name": "Linux PCI development", "link_name": "linux-pci", "list_id": "linux-pci.vger.kernel.org", "list_email": "linux-pci@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260208180936.2026329-4-mmaddireddy@nvidia.com>", "list_archive_url": null, "date": "2026-02-08T18:09:30", "name": "[V5,3/9] PCI: tegra194: Remove IRQF_ONESHOT flag during Endpoint interrupt registration", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "edf50e6f099307613ce91b2cd050117a4e45e28e", "submitter": { "id": 72399, "url": "http://patchwork.ozlabs.org/api/people/72399/?format=api", "name": "Manikanta Maddireddy", "email": "mmaddireddy@nvidia.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260208180936.2026329-4-mmaddireddy@nvidia.com/mbox/", "series": [ { "id": 491431, "url": "http://patchwork.ozlabs.org/api/series/491431/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/list/?series=491431", "date": "2026-02-08T18:09:29", "name": "Enhancements to pcie-tegra194 driver", "version": 5, "mbox": "http://patchwork.ozlabs.org/series/491431/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2194354/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2194354/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-pci+bounces-46958-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-pci@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=M4pfybId;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.232.135.74; helo=sto.lore.kernel.org;\n envelope-from=linux-pci+bounces-46958-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"M4pfybId\"", "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=40.93.196.38", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com", "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com" ], "Received": [ "from sto.lore.kernel.org (sto.lore.kernel.org [172.232.135.74])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4f8GB46ssjz1xvy\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 09 Feb 2026 05:11:56 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sto.lore.kernel.org (Postfix) with ESMTP id B40B93015DA9\n\tfor <incoming@patchwork.ozlabs.org>; Sun, 8 Feb 2026 18:10:46 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 325BE2F2613;\n\tSun, 8 Feb 2026 18:10:41 +0000 (UTC)", "from SA9PR02CU001.outbound.protection.outlook.com\n (mail-southcentralusazon11013038.outbound.protection.outlook.com\n [40.93.196.38])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id E3E7A2DA775;\n\tSun, 8 Feb 2026 18:10:40 +0000 (UTC)", "from MW4PR03CA0094.namprd03.prod.outlook.com (2603:10b6:303:b7::9)\n by DS7PR12MB8289.namprd12.prod.outlook.com (2603:10b6:8:d8::7) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9587.18; Sun, 8 Feb 2026 18:10:35 +0000", "from MWH0EPF000971E6.namprd02.prod.outlook.com\n (2603:10b6:303:b7:cafe::c0) by MW4PR03CA0094.outlook.office365.com\n (2603:10b6:303:b7::9) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9587.18 via Frontend Transport; Sun,\n 8 Feb 2026 18:10:34 +0000", "from mail.nvidia.com (216.228.117.160) by\n MWH0EPF000971E6.mail.protection.outlook.com (10.167.243.74) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9587.10 via Frontend Transport; Sun, 8 Feb 2026 18:10:34 +0000", "from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Sun, 8 Feb\n 2026 10:10:13 -0800", "from mmaddireddy-ubuntu.nvidia.com (10.126.231.35) by\n rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.20; Sun, 8 Feb 2026 10:10:08 -0800" ], "ARC-Seal": [ "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1770574241; cv=fail;\n b=ZCUWGaULnLoVdZUuSuScJ3+WfNHcpVsMD9Q2Y7hAOLG2KM2UapWdlNdhlHE/u7qzOEuw3nDv8H5Nby/bvMQtMMGvMTgEDY8aPt9U/BVVeDwc8Zykm6UuvicYfvooH+W/ef3VJXFLPtSWKo+dlwmZeQWaQCDFt0SeSRC4PPj0PDA=", "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=U0IdXnyliW85XsUnnVGhBje8WzyXaSDrIiHTqQ9WwnRMIwwW+4NFNdc8D1Ec6xeXVP787A6RojonAUbj0j2p044AUpDVhxQW4+FyjBdpnItkbHwzHSVtjU3rE0/SJLtotNZq7hqiNdUYaNszI6H09jLnmTiIELDf4iNX8xwjaMh6kePKff9grme1qUHH+wSSlwa8POTnH3xKvxNbC454xjof7R+VGLaSUUDR5DRCosYEVXattt0GGcI17uWqVSQ5bjaX9Gk+FffC4wJTyPvZW/CyyUjT4gQKiXSdDj1sDR6LvYGWiK8qqeYtmYSXb6tAfpGDsjd+FcQ290tcJN1QIA==" ], "ARC-Message-Signature": [ "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1770574241; c=relaxed/simple;\n\tbh=rpQ8vxxhOqsMNXNmVsHXhxOc923oRtEjMEzeMDQUypE=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=UDgqQ8epujF41drtQiHncpBEH+96Y9X+tw+oJJBOHi5poz0Mds1SOBkry4CA0ejLnNpY8nmvCX/2ekFB4C0Tl8J2XbEp1oJNhaYtTrbBb6pBfaDQJy1uGO+jfTF8Vl4nVhE5chf/ZROUdtw7euyQFQhJBiUqNZRVyo+BjvfrEaw=", "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=RymD9/cPvfrnZdK3ZjsFVtm4623yoJ3by4AuWwTvnfI=;\n b=ZjkEFGQn88uEFcBqpZkxfu7JfwXnLFrxaVneRfX/VGjFfmVo8fOQCYFS6UKi/1Mvb+9rP1e4QAzbiKLqWJNv1M3NDH5dj3gp40rafgg/x8gYxfTSpRwuMajoga02SCsvNKbyh86W2YpCUSKSfVNwyagEJrIFNCcnJSwNHjApqSMSFwlytQJ1Mqd20ZZN/9UROChUFxaX1K0330gSj0c8yyFwpepJjtUsSuVaIZdOFCuI/RmzBDQj4zSyjHwfbIKlVVE4TYsqFkAtcKTww55zUAIm3O1QGXL6Bh7qbVJ6/Y4Qea08STxaPRCX6uAXIObZQczwc7tqHqNgsE2BGoTcgw==" ], "ARC-Authentication-Results": [ "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=M4pfybId; arc=fail smtp.client-ip=40.93.196.38", "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.160) smtp.rcpttodomain=google.com smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=RymD9/cPvfrnZdK3ZjsFVtm4623yoJ3by4AuWwTvnfI=;\n b=M4pfybIdzQUczQe6cOqw0ZRDRUVXsJPCmZ2WrKdzIuA+ll7Md3MQxEz9q7ZCR3VNECkMa4+3xEoyhl3A2luZ4d4mFOBekc0444qH7VyJppHnxL5DDVs9CZIQdVGmnIXp9Np0QyA8q3FJuQprHzT3MGPO4VUUAeX+/P6AoHHlEBshtdAMhs2dwnf5aFXwifnDaQUC3Y/ixG+QqwyhgudANmy7xPVelQ2XFtfD0M7EW+eH+2Bv1kBGF8TCL4ibsM0MYEtrXLR4lVadvY4My1CLE3+gdQYyPf3QY6pAUZ2knBN2GPAofCKnjeVst7rTzkQHg+S1vnVxYqxRyUzmojWE6g==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.160)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.160 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C", "From": "Manikanta Maddireddy <mmaddireddy@nvidia.com>", "To": "<bhelgaas@google.com>, <lpieralisi@kernel.org>, <kwilczynski@kernel.org>,\n\t<mani@kernel.org>, <robh@kernel.org>, <krzk+dt@kernel.org>,\n\t<conor+dt@kernel.org>, <thierry.reding@gmail.com>, <jonathanh@nvidia.com>,\n\t<jingoohan1@gmail.com>, <vidyas@nvidia.com>, <cassel@kernel.org>,\n\t<18255117159@163.com>", "CC": "<linux-pci@vger.kernel.org>, <devicetree@vger.kernel.org>,\n\t<linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>, \"Manikanta\n Maddireddy\" <mmaddireddy@nvidia.com>", "Subject": "[V5,3/9] PCI: tegra194: Remove IRQF_ONESHOT flag during Endpoint\n interrupt registration", "Date": "Sun, 8 Feb 2026 23:39:30 +0530", "Message-ID": "<20260208180936.2026329-4-mmaddireddy@nvidia.com>", "X-Mailer": "git-send-email 2.34.1", "In-Reply-To": "<20260208180936.2026329-1-mmaddireddy@nvidia.com>", "References": "<20260208180936.2026329-1-mmaddireddy@nvidia.com>", "Precedence": "bulk", "X-Mailing-List": "linux-pci@vger.kernel.org", "List-Id": "<linux-pci.vger.kernel.org>", "List-Subscribe": "<mailto:linux-pci+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-pci+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "X-NVConfidentiality": "public", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-ClientProxiedBy": "rnnvmail203.nvidia.com (10.129.68.9) To\n rnnvmail201.nvidia.com (10.129.68.8)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "MWH0EPF000971E6:EE_|DS7PR12MB8289:EE_", "X-MS-Office365-Filtering-Correlation-Id": "7d5031ae-0ca0-49be-fc62-08de673d5aed", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|1800799024|7416014|376014|82310400026|36860700013|921020;", "X-Microsoft-Antispam-Message-Info": "\n XYOeOYzIMw+ophLOlNcJ4IJFhfNgp3AHz2P6Fbqxvt1gAmFaTMHPKSMv5b2WnZc/meh7OtX2QT50Qo3e0NWr5dNQQkkfoYAQbp67s8nmvRer/qNUlOg1cwwbWeUGLwlLq2AMI0hqp0C/o2weu5yGdJIFRtV3Xf3a/2bciJ8EHWwQMS0BET29dDuUzOQGqK7mMpsM7kT9EYRwiAXfXdmPvcbamlZjcm/H8Eb7qxwpLpXzwn1+pj3T8p7M2RDWCRBTXirjj4t3gHVOovl7HtrzwtL6A1lE+w4zlrn5VSZfGN8vZ5EexXUaBXfMxMNc6e57P1cdk55QSs7PsPTo1TwRBqERmoSssCG8schsHF3qqlEdls3FaR/GZs40GSZ/zNuljhAGBnG+LByesf7EjZ4aj3dFkiIngGT2S/F2zuJVnfBzgcnhOGVaBNFltk9OyQeBpV0BkDC+EJN+uSss737gOP9i9JwfJKtlPzt3qA2V+WVzO60gUedVp/+n4tFLXrm2AvRaCuD8QlUMnURx8ZFn8q/iaSqX0wKcHRD3YyCfbALzpaiZP6bxiCP1Z6sjYYVrG34VxII/xdQDopOotFFV4gBRSCJwB8j1vHo6aSJq3MMtlNWKq7S+LwSb4hm/C8yblXzlS9wXb7p5M7ABIdSClylbevWjeYMuCQZSC3DZM2a2eLk7fzJ4NzDwhszLZfMoPNM+PROeoi7/oieGK9vTZ58+FPvME7QT/LPGAIDhf448gzH5e8IEHoWnyncEp8dbL25xcl4/y0qIvbqJaXgN/ypheGJ2fUSGM0gLKCO7VQ+uQoKZA6+LxEoHteXA0lOTGYkn50o4dNhwoE50QpcKLhnOCNS7EuqoFAT/DU3pXd7BPnkl9dB2vrf04J+6hx8WeR9CCOPotnyqIqZ2NZLXGhqGr2LqOvuR4hf/NHPgi2eoTt91DpWCN3S2u7+/6/mP1XEEBSkqBR84a7TY4MPbHHXNR9V7Wh/zJX0Gv3dEDIuXoC4p7WVIHdGJOUNDCZpIdykTEvi/2f4rPU3Kec1A9IZaGfz6cGLGBO9oVX130f6CHFg/I4eVlcJffoFdqdT63Yhir9gUbn3IQ2DkJ6bbFpSgskSZ4ofCLSXWY2tfbIt74jfXOpoIOjzoIYaGoAlBmR7aoqniksnDFu40K2xVKbTaL16SEj56QdWhLgkixd58FuEgU72ie8RSgXxDQe17rg6A84nfPYTG77h2eI3vBNIA33NXrAGHc64DbNOT6uWNUcqIxcIAY/s+MoK7OokiNdGb8ftKc9hjdkE3mcRl/mpbP4BAJKxGAD266lP/AWnjPMwLoFh5lB+6M/nGJhaFNNCsoP2POtGmxmvELz3mtixQInSBd15pMoxgxVP3JmUWdsyV0q7bVKi0peHVx/hutFNrBW3HK8klM1TQadZY30bFdni1jO76EmI9sn9d02mdJOhD0ggLSoDz3m8Xj4gh241AZQyLSRyXsmG8d3rLDZsLb648XYkvGxPH1n2hSkkdlfFKYFq3NdijFP+gSi4ehoKDbiouQyQrzGnUBOQ0rs0cLxSOENT8jWUSHbldSSWQRy9AvYLVynNjQSof9KQ2cpimij7c4z0OVU8Y7sGYtflhpTnDUeFqTiFqVmOnDyK8g98yRxawi8r0OCTwiW0qQ83GNDCME/LPaOfN/UMrpDI5UY4mQYD+nDBX6I/UnyA=", "X-Forefront-Antispam-Report": "\n\tCIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(1800799024)(7416014)(376014)(82310400026)(36860700013)(921020);DIR:OUT;SFP:1101;", "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1", "X-MS-Exchange-AntiSpam-MessageData-0": "\n\tkK34qlF2GgSfkvRneVDKiwpq7CDWtUNTm++p7Q3zpLGJnyPN/tkQXn7U/j7ySb80FuZln8xxiQdcTds2nPBFGftU+duiKi6oTNOv1kJaITFp1sGp7PI8Q/Eo+uU7UkfyT4rUmBP9oqbWIPd8nckNPEPngGll0Z5FA/oD9/ZEP4YpR/M3k11BDtS02NzlhP0jiVEs83M1WTwt3F2GTKZC4f00lqn2ctBoJKg29pNU5QaZ5XgmgnscMqb9n/PxyKPGdqp5PkXt/XlgXfettNWm4UO9WmbwbQMzbN+flvykORi5UeMFpD3AX7lL9UDqYiubsZ8Sqjq8U2Ntj1sJWqNMsxK64vlqmlE0/x8t1WHv940lyBsy63IJhRLUi9jQ4WrET5UVljkn7Sbmn8HdT/1GPR7Wkzw7cMoS80JnL237ZCzmZa7AGcS4elu/AWIZWo8M", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "08 Feb 2026 18:10:34.7997\n (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 7d5031ae-0ca0-49be-fc62-08de673d5aed", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n\tMWH0EPF000971E6.namprd02.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "DS7PR12MB8289" }, "content": "From: Vidya Sagar <vidyas@nvidia.com>\n\nThe Tegra PCIe Endpoint controller has a single interrupt line that is\nshared between multiple interrupt sources:\n1. PCIe link state events (link up, hot reset done)\n2. Configuration space events (Bus Master Enable changes)\n3. DMA completion events\n\nCurrently, the interrupt is registered with IRQF_ONESHOT, which keeps the\ninterrupt line masked until the threaded handler completes. This prevents\nthe DMA driver from sharing the same interrupt line, as the DMA completion\ninterrupts would be blocked while the threaded handler processes link state\nevents.\n\nRemoving IRQF_ONESHOT is safe for the following reasons:\n\n1. The hard IRQ handler (tegra_pcie_ep_hard_irq) properly acknowledges and\n clears all interrupt status bits in hardware before returning. This\n prevents interrupt storms and ensures the interrupt controller can\n re-enable the interrupt line immediately.\n\n2. The hard IRQ handler explicitly checks for DMA interrupts\n (APPL_INTR_STATUS_L1_8_0_EDMA_INT_MASK) and marks them as handled,\n allowing the DMA driver's handler to process them separately.\n\n3. The threaded handler (tegra_pcie_ep_irq_thread) only processes link-up\n notifications and LTR message sending. These operations don't conflict\n with DMA interrupt processing and don't require the interrupt line to\n remain masked.\n\nThis change enables the DMA driver to share the interrupt line with the\nPCIe endpoint driver, allowing both drivers to process their respective\nevents without blocking each other.\n\nSigned-off-by: Vidya Sagar <vidyas@nvidia.com>\nSigned-off-by: Manikanta Maddireddy <mmaddireddy@nvidia.com>\n---\nV5:\n* None\n\nV4:\n* None\n\nV3:\n* None\n\nV2:\n* None\n\n drivers/pci/controller/dwc/pcie-tegra194.c | 2 +-\n 1 file changed, 1 insertion(+), 1 deletion(-)", "diff": "diff --git a/drivers/pci/controller/dwc/pcie-tegra194.c b/drivers/pci/controller/dwc/pcie-tegra194.c\nindex 51bad99cec31..aeec5f8b9842 100644\n--- a/drivers/pci/controller/dwc/pcie-tegra194.c\n+++ b/drivers/pci/controller/dwc/pcie-tegra194.c\n@@ -2226,7 +2226,7 @@ static int tegra_pcie_dw_probe(struct platform_device *pdev)\n \t\tret = devm_request_threaded_irq(dev, pp->irq,\n \t\t\t\t\t\ttegra_pcie_ep_hard_irq,\n \t\t\t\t\t\ttegra_pcie_ep_irq_thread,\n-\t\t\t\t\t\tIRQF_SHARED | IRQF_ONESHOT,\n+\t\t\t\t\t\tIRQF_SHARED,\n \t\t\t\t\t\t\"tegra-pcie-ep-intr\", pcie);\n \t\tif (ret) {\n \t\t\tdev_err(dev, \"Failed to request IRQ %d: %d\\n\", pp->irq,\n", "prefixes": [ "V5", "3/9" ] }