Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2194351/?format=api
{ "id": 2194351, "url": "http://patchwork.ozlabs.org/api/patches/2194351/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260208180746.2024338-8-mmaddireddy@nvidia.com/", "project": { "id": 28, "url": "http://patchwork.ozlabs.org/api/projects/28/?format=api", "name": "Linux PCI development", "link_name": "linux-pci", "list_id": "linux-pci.vger.kernel.org", "list_email": "linux-pci@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260208180746.2024338-8-mmaddireddy@nvidia.com>", "list_archive_url": null, "date": "2026-02-08T18:07:40", "name": "[V5,07/13] PCI: tegra194: Disable PERST IRQ only in Endpoint mode", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "edbf87e6783c3fab04891b3ee0c49d186993bfb3", "submitter": { "id": 72399, "url": "http://patchwork.ozlabs.org/api/people/72399/?format=api", "name": "Manikanta Maddireddy", "email": "mmaddireddy@nvidia.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260208180746.2024338-8-mmaddireddy@nvidia.com/mbox/", "series": [ { "id": 491429, "url": "http://patchwork.ozlabs.org/api/series/491429/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/list/?series=491429", "date": "2026-02-08T18:07:33", "name": "Fixes to pcie-tegra194 driver", "version": 5, "mbox": "http://patchwork.ozlabs.org/series/491429/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2194351/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2194351/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-pci+bounces-46948-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-pci@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=URimW2i3;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.105.105.114; helo=tor.lore.kernel.org;\n envelope-from=linux-pci+bounces-46948-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"URimW2i3\"", "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=40.107.201.15", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com", "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com" ], "Received": [ "from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4f8G9m5SFJz1xvc\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 09 Feb 2026 05:11:40 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 93CCD303DF52\n\tfor <incoming@patchwork.ozlabs.org>; Sun, 8 Feb 2026 18:09:18 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 250642FE05B;\n\tSun, 8 Feb 2026 18:09:04 +0000 (UTC)", "from CH4PR04CU002.outbound.protection.outlook.com\n (mail-northcentralusazon11013015.outbound.protection.outlook.com\n [40.107.201.15])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id D8D9E2FD1BF;\n\tSun, 8 Feb 2026 18:09:03 +0000 (UTC)", "from BYAPR07CA0059.namprd07.prod.outlook.com (2603:10b6:a03:60::36)\n by DS7PR12MB8289.namprd12.prod.outlook.com (2603:10b6:8:d8::7) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9587.18; Sun, 8 Feb 2026 18:08:55 +0000", "from SJ1PEPF000023D9.namprd21.prod.outlook.com\n (2603:10b6:a03:60:cafe::cc) by BYAPR07CA0059.outlook.office365.com\n (2603:10b6:a03:60::36) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9587.17 via Frontend Transport; Sun,\n 8 Feb 2026 18:08:57 +0000", "from mail.nvidia.com (216.228.117.161) by\n SJ1PEPF000023D9.mail.protection.outlook.com (10.167.244.74) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9632.0 via Frontend Transport; Sun, 8 Feb 2026 18:08:55 +0000", "from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Sun, 8 Feb\n 2026 10:08:49 -0800", "from mmaddireddy-ubuntu.nvidia.com (10.126.231.35) by\n rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.20; Sun, 8 Feb 2026 10:08:43 -0800" ], "ARC-Seal": [ "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1770574144; cv=fail;\n b=lVUA8CqA2NgB8lA4Uyx+ek/FRXYOUv796FuXsG3tdeTFsMH1YJranTQ9BPQQkYyMqKYGtRSZTlukyGINA8iR53FtVpFwdxsLo8emib8vjOrKVJOM+hiKYQYcieAu3J1iOWLfRdXOaxt4eASvKCcm+/gvS45XYCVMU+062zASccw=", "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=XNPFXKdVvd+UpSYzq4o1xRWvnxiishuWq78CUWRQYISPa+82UJWpiM/hMyYIc9J5GdAEhROVmT+AMFRJDbgChWmzArbte8RxQFw9tJLeVz97I4RXxfE0E5ywNgcGbGqwx1qmlLhdsO54X7OYAJTuzgyAHsZOOkMtYRKrHD8b9OoLhqnmxw2WaR9G/gLeTqat50i1hwYE77wA0x6SJpkvMFLvYM5dn9iUXYLw+nVgtYsABTdLtRB5jwN2yq/9Yb09AoCg5wtFGJm9X7rGRQnVQoGUDIj6+dCPTkjngJlhKvGJbKMsNkwZPj3DVOzXHthTQpyPZ+XJSEqq6FLlTATE5Q==" ], "ARC-Message-Signature": [ "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1770574144; c=relaxed/simple;\n\tbh=+UuYDGgKSHu95qZYFf2ZWTY0kqdCwMCpCny2YlBFi3o=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=GMnGz217iqzYKfj4hkj2/117vQwYlOxyhjL5ZlHfnNO+KKL4wW/4+vJKq6e4/6092FUwFrbv8gG3BYWhjp83id6zpEcX8bLBU1KZTGDuMyhUH3mZHtr3XCOhWJHE5okV3kO2w2wVXgwPniTeC7Wih5Qax/gzK/JmIGFF1uGhU3Y=", "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=5+oqsTG4LKRfvktjHLIaooNW4Y4mtm58i59l37NvGWM=;\n b=y1FpUBOQevE3zgznQaFFtg7rZel06TcEkGT2uSGJ7SoyGpJft/w8tTVl9C1mqVzyvAUPdXpWhPopGC8nDXgDzI4fKJG44BXsbSLqTYaY+SjRrKNXX2tr1+IORsUlsK33eRGA239xwViQCw9VA4bR66fWYRCRcwkkHB3jsp1XE7DUAS7d3p+dRJhgx46hYI2brJK6LWpHrNTnPp46mFcKeEz7G2eqX1MpJUS5XwoEiCszQFt3F4Zh3QNbyhx1wrLeT6G/Ynbt5hWx3Y+44U2kdSYsyHABrqOfGRUFln9sKfo8dMACqKNeuxrcK+SxYiWRN/2/yrESjHuZ25W50DxofA==" ], "ARC-Authentication-Results": [ "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=URimW2i3; arc=fail smtp.client-ip=40.107.201.15", "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.161) smtp.rcpttodomain=google.com smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=5+oqsTG4LKRfvktjHLIaooNW4Y4mtm58i59l37NvGWM=;\n b=URimW2i3GHyGK6SL+7KPzx1l1OJjyrWmxuDcOOf+2CQbMY8LpB8lUCZjgqDMQ9xz20XkLKQbxlaq7XPaljHYxpOhjV1v+Hi7mIeyf2K9eTGbiK2/0lUlVPtdwTgeQmXOdMwxC1lRNf57auKpEeYO3lf/GxPJj0xUDg8hg1m3AoAws7BEkeIBAFVIC+6t/LEjCeB4rp3YlzfIexaJSZcbBlLD5O9LGy0AIrKpXf4BJ91Hb1etFl1VRvJnDbrYo6EkQsEAPLr9C5j50utMfFRKR3e6xMi4EdE5mIKosXizXfp1fCo4svskAdElZQMYkqBswo+5PCIuJgtBiWM6B+QlnQ==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.161)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.161 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C", "From": "Manikanta Maddireddy <mmaddireddy@nvidia.com>", "To": "<bhelgaas@google.com>, <lpieralisi@kernel.org>, <kwilczynski@kernel.org>,\n\t<mani@kernel.org>, <robh@kernel.org>, <krzk+dt@kernel.org>,\n\t<conor+dt@kernel.org>, <thierry.reding@gmail.com>, <jonathanh@nvidia.com>,\n\t<jingoohan1@gmail.com>, <vidyas@nvidia.com>, <cassel@kernel.org>,\n\t<18255117159@163.com>", "CC": "<linux-pci@vger.kernel.org>, <devicetree@vger.kernel.org>,\n\t<linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>, \"Manikanta\n Maddireddy\" <mmaddireddy@nvidia.com>", "Subject": "[V5,07/13] PCI: tegra194: Disable PERST IRQ only in Endpoint mode", "Date": "Sun, 8 Feb 2026 23:37:40 +0530", "Message-ID": "<20260208180746.2024338-8-mmaddireddy@nvidia.com>", "X-Mailer": "git-send-email 2.34.1", "In-Reply-To": "<20260208180746.2024338-1-mmaddireddy@nvidia.com>", "References": "<20260208180746.2024338-1-mmaddireddy@nvidia.com>", "Precedence": "bulk", "X-Mailing-List": "linux-pci@vger.kernel.org", "List-Id": "<linux-pci.vger.kernel.org>", "List-Subscribe": "<mailto:linux-pci+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-pci+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "X-NVConfidentiality": "public", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-ClientProxiedBy": "rnnvmail203.nvidia.com (10.129.68.9) To\n rnnvmail201.nvidia.com (10.129.68.8)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "SJ1PEPF000023D9:EE_|DS7PR12MB8289:EE_", "X-MS-Office365-Filtering-Correlation-Id": "8ff956a6-04c1-4f61-e0b9-08de673d1f95", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|1800799024|7416014|376014|82310400026|36860700013|921020;", "X-Microsoft-Antispam-Message-Info": "\n V2rqQm6O5BngL5x9wBCZywcVz+E7xt2XXrtNKLporqP1M06dr3mxqGB2e/DJ+tXlMHBrPgiPPM1xPHuwm8fd5olv7YgYzrTDA5jIk/IezAawKmGfEV3kyXfePi3zH0A5nW566aNbuQd0l1yP7z94xVZoCOfw6rrlmc1BJIo03RgMd1fh7Lr9YnTevPrYUvUMvHZV2L5BOWv0YC726n8rjcTnV1baeUHT719lZRQsg5C/KOs669T/PYTsrQFoXco8vF8KAUfzhjBbxrnUZrmmFNWDpErJuX/3HKeSmQksotfAtGwK42JlCI3hl0HioF32rYYqZBNRG7xKmugoh2/0Mp2UcwzIAPta+rokNRArh620bYinCGWgKnyujuY3RuWsDKZ4jy2A2EKXb3HM6QS3SytdkQfovGoDXCWIcAF8iBwvCA50CXT8NIvNshMSLKjP5iyNw8Axn08dTm2csRCyB0HGwdn6uIjYS2YXNGSzE5B7NnJW1wz/QHIQeW61VMDnZ9ScU3E6hmem3ylFnxqJOYomufel2ndygMM/O1LnFo5vlGnv0s4EK/9Z7hv5yZsGtnCMkcWMFvjPJi5WNXAdnrzgJB6KmFm25NRKgaVY6GcwHBxF+Py2SWvnvrvrLaG9s9Hf6qIh4tnGa0h+2SZrQdIvS6ukz0NSzBwUjo104vg3+x+AjcFKY6Z92+oFbDSxBank74wXeyL6JyKSQ6F2U67lXeRlQvfY7GCo7ys6pSgJ2TbjeaBpYvl8+5fFQBu/JqJpB+pW+IOH8jYtg1vmAusM9DdC/dIRMtbKvF7h5Cky6HR78MgKsSANrR8tzWd81ZhJgYQunwCoDL3i1Uq6nMDAeCOU/6Umb3VCP58swhTllA2izSwq6bjq1js1+MeBLVDok9BWIG0UXcd/rnIvXpwbqPpbxYlgZZfeDAPFeQLQoISpPBbfB1vcTH0GsAAr4h15c61TZ3VJPMmJh9sOq+FSbajXlt2oKaTBtLzIquAT007+ACbPqWaqPMjvaNu+j/P2I+Nowh8aJT94DT/ea6xeWgpSpvs4OlIo0dzwUclAgAN4JOY7rr10+IsDF6m/L2dDeuv14adYSg1lcnZakgoqKwMOMUXRoRZpsmrH+9GlTEuLg5qS5nYSyyLCUxUU6RRE737cBxzhyIWL9ECNOR6RfJO2KDU4B/Mo0At8Dz/Mpx98d9q2xJLKeQBVUI5WbyaCS0qp6ZFdZHBJgni7W1KvwW0y78/tRwNgGcoMPlFOXosqpMCLh9xhWwYtGI3xRYWbsvKmhu+7JnUQ0PQOSTElkiMwdk685AheFpFx8c4p+gRUmi7CaXHeAoTGX9It0/in0ZXSE0vpceEGC72s7EHNm2X5Wtwwuw9d+QdSXqwmaDScCS8rk5JQM7etZ649+W7VrPdi4qYZjFddC6srSFih5RxEpG4goIpFTBvMhvdogBIkOGGEyNooiX/a/+Cp3gndHas8GB6pQDBYEd6nf4nnX9Wguqe22TappoCBMgGknBoEkp0fyRCeJZQZ3O3wiiIR5XRgKhIUjIBdGv/6AeEPjEKrqIGJumrouIpKTpdnV1z1Jl2GC8ZVbnMw/XnaFS7zuE5J+JzpfDwUL6+UqaWdQQgpPR2WU1Kmu/uEMKOfrJTLVQUYEJg/ykZdb6TtZJk7LtZP7PENm0N1Cv7snj7DYXKQvjvvEZCPj/e52TY=", "X-Forefront-Antispam-Report": "\n\tCIP:216.228.117.161;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge2.nvidia.com;CAT:NONE;SFS:(13230040)(1800799024)(7416014)(376014)(82310400026)(36860700013)(921020);DIR:OUT;SFP:1101;", "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1", "X-MS-Exchange-AntiSpam-MessageData-0": "\n\tkVxkGsE07mR0kXgOYTtdeb4gN4UB0FnX2px2Sni53C4Q3MTz4XFuXBrGTrnU6gm3O15pg0S8Cxt2zZ1hwSCsHvacyXSudqSBVKhD9tvb4QsBac/Oby1zjnJ2j/wGkTk5lFkQ/fop0ENcCOiYvBDqxXNMxuwntNTjUEA7TrnRBxIFF7cuzQM+j6bepNE9yIElrNdXqMorsMfO8IU1OftmHKuC4B+FTp/JASLR6lNqsFqdWfbjRUgNgPCU/GcsN0TngGYaEEr2PjKlvQphpaYPuGegNXOSIogbj569+2PeM1N0GZ0evCb0pXjfwxrQSHqA+Z1cmqYI268cHNPtz0g9ZPDsJOfYpeC5p/DmlmXo7OXWxWi6SqR2GggJYa6uRAXN/AvEGFJZlMMkfcdWiPf6i5U5LE4PcWGMIFu2ULbRoDL2fI5jUFsM/Q1lt9vnh+St", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "08 Feb 2026 18:08:55.3417\n (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 8ff956a6-04c1-4f61-e0b9-08de673d1f95", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.161];Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n\tSJ1PEPF000023D9.namprd21.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "DS7PR12MB8289" }, "content": "The PERST (PERST#) GPIO interrupt is only registered when the controller\nis operating in Endpoint mode. In Root Port mode, the PERST GPIO is\nconfigured as an output to control downstream devices, and no interrupt\nis registered for it.\n\nCurrently, tegra_pcie_dw_stop_link() unconditionally calls disable_irq()\non pex_rst_irq, which causes issues in Root Port mode where this IRQ is\nnot registered.\n\nFix this by only disabling the PERST IRQ when operating in Endpoint mode,\nwhere the interrupt is actually registered and used to detect PERST\nassertion/deassertion from the host.\n\nFixes: c57247f940e8 (\"PCI: tegra: Add support for PCIe endpoint mode in Tegra194\")\nSigned-off-by: Manikanta Maddireddy <mmaddireddy@nvidia.com>\n---\nV5:\n* None\n\nV4:\n* None\n\nV3:\n* None\n\nV2:\n* None\n\n drivers/pci/controller/dwc/pcie-tegra194.c | 3 ++-\n 1 file changed, 2 insertions(+), 1 deletion(-)", "diff": "diff --git a/drivers/pci/controller/dwc/pcie-tegra194.c b/drivers/pci/controller/dwc/pcie-tegra194.c\nindex bc9a66ba53e2..80da5a032bd4 100644\n--- a/drivers/pci/controller/dwc/pcie-tegra194.c\n+++ b/drivers/pci/controller/dwc/pcie-tegra194.c\n@@ -1028,7 +1028,8 @@ static void tegra_pcie_dw_stop_link(struct dw_pcie *pci)\n {\n \tstruct tegra_pcie_dw *pcie = to_tegra_pcie(pci);\n \n-\tdisable_irq(pcie->pex_rst_irq);\n+\tif (pcie->of_data->mode == DW_PCIE_EP_TYPE)\n+\t\tdisable_irq(pcie->pex_rst_irq);\n }\n \n static const struct dw_pcie_ops tegra_dw_pcie_ops = {\n", "prefixes": [ "V5", "07/13" ] }