Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2194341/?format=api
{ "id": 2194341, "url": "http://patchwork.ozlabs.org/api/patches/2194341/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260208180746.2024338-6-mmaddireddy@nvidia.com/", "project": { "id": 21, "url": "http://patchwork.ozlabs.org/api/projects/21/?format=api", "name": "Linux Tegra Development", "link_name": "linux-tegra", "list_id": "linux-tegra.vger.kernel.org", "list_email": "linux-tegra@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260208180746.2024338-6-mmaddireddy@nvidia.com>", "list_archive_url": null, "date": "2026-02-08T18:07:38", "name": "[V5,05/13] PCI: tegra194: Use HW version number", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "b8dccc38a7da385da8ec0e1681ced312ebba8304", "submitter": { "id": 72399, "url": "http://patchwork.ozlabs.org/api/people/72399/?format=api", "name": "Manikanta Maddireddy", "email": "mmaddireddy@nvidia.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260208180746.2024338-6-mmaddireddy@nvidia.com/mbox/", "series": [ { "id": 491428, "url": "http://patchwork.ozlabs.org/api/series/491428/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/list/?series=491428", "date": "2026-02-08T18:07:33", "name": "Fixes to pcie-tegra194 driver", "version": 5, "mbox": "http://patchwork.ozlabs.org/series/491428/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2194341/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2194341/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-tegra+bounces-11859-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-tegra@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=iUSW8Uwb;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.105.105.114; helo=tor.lore.kernel.org;\n envelope-from=linux-tegra+bounces-11859-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"iUSW8Uwb\"", "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=40.93.194.40", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com", "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com" ], "Received": [ "from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4f8G865Hcpz1xvc\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 09 Feb 2026 05:10:14 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 76565302A19D\n\tfor <incoming@patchwork.ozlabs.org>; Sun, 8 Feb 2026 18:08:56 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 4109A2FB09A;\n\tSun, 8 Feb 2026 18:08:56 +0000 (UTC)", "from SN4PR0501CU005.outbound.protection.outlook.com\n (mail-southcentralusazon11011040.outbound.protection.outlook.com\n [40.93.194.40])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id D1E252F1FED;\n\tSun, 8 Feb 2026 18:08:55 +0000 (UTC)", "from SJ0PR03CA0120.namprd03.prod.outlook.com (2603:10b6:a03:333::35)\n by CYXPR12MB9388.namprd12.prod.outlook.com (2603:10b6:930:e8::15) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9587.13; Sun, 8 Feb\n 2026 18:08:51 +0000", "from MWH0EPF000971E8.namprd02.prod.outlook.com\n (2603:10b6:a03:333:cafe::aa) by SJ0PR03CA0120.outlook.office365.com\n (2603:10b6:a03:333::35) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9587.18 via Frontend Transport; Sun,\n 8 Feb 2026 18:08:53 +0000", "from mail.nvidia.com (216.228.117.160) by\n MWH0EPF000971E8.mail.protection.outlook.com (10.167.243.68) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9587.10 via Frontend Transport; Sun, 8 Feb 2026 18:08:51 +0000", "from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Sun, 8 Feb\n 2026 10:08:37 -0800", "from mmaddireddy-ubuntu.nvidia.com (10.126.231.35) by\n rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.20; Sun, 8 Feb 2026 10:08:32 -0800" ], "ARC-Seal": [ "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1770574136; cv=fail;\n b=tXjvlnry0ANZUO7DWZ/2Ul1aC7QcV2mbRk80TGhdoGO+gUolzLKDXnhz7K0r7Fwdy50ImyhqqVY4YEdgVDpTRNOb9m5S9WjyxyGvfo2wrfbRsfFm3FOiBvemesame+H5jRp7ay3KVTA/uUHuXZx1AUx3Y9hjD34xGvjPkL16cz4=", "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=ODBlZoy7wDLEAIvLz7zASWMB4hJYZLnhMOFM68U5sdXg77azkrnLGG13Tn5wdmw8cVZBWORYiCT7JlMLLpaif29HE3nOZXbmBt/RSLqgLhSiJp+srHS3r1wavcz5/vhdxbRMZBxbrH3jLTMkANUsnY+JGXYF3HMTRJY6do3wUA9RpU9MZmBZOc1glrJbTV/miO+PuKSUoqlZx/MGKf202ZXNus+zTdrXCKeNTX9th13Q8lB/rFO9mgEn1MKkSoIB9HgfqthvWe3K1kmU3vA4YjhDGbLKWfpE06duJlmLnpEgjha/mq+ACvHBiCG2sWlqKlFN2ve66YLgCjBAmu6N7w==" ], "ARC-Message-Signature": [ "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1770574136; c=relaxed/simple;\n\tbh=eN1XbNalv+3PtuQ2fgYcww40NIY3Sq4lSPqnJhAKQYk=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=YqzP5LlP53B9pPfTVhAwTQJqFeLIBvXCbIgJbPisSXoGdg2ZTentaM6Jou+pEVoIthBmj3m9sJD4j0xYE89kbTB5B0tZirxqxDGQkOuffcF5M4SRPf4lqlHc8YGCPJfGv5g4uotsf7fOc+qxXQqT/IBKiXYfzDpNYd/SW9Drrw4=", "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=T1B7nf2EuWA/Rg2zVaqlyfn7AepXv3Oef8j1A0tmQWU=;\n b=kEpnEIKulqgmxKhTCnjp19kVULk5eWLlZQo9943euVZQ5eSr3hQAU4u/okptxRryyJ94ybgOZ58CgY8MZZKx3v4Een+9mPEv14/NUgb9WtKjRpSsUot3XnS3yFGQiziVNp8HuHMPp+Kv8pHP1SkntMGk2k17jJOsDkxnLr1uHNFVVdGQPSXhfJVEqI2gKqJnui+8yc3I4FJJImR01kBwlUtz4Nt5dSydhOwwcqMRzEtL8ZBbd1wQHrs/adGST+zy1jpjUR9js4XCG79bjqT1ByiFq/ukuBViB5IG5O6Yn9kIx1OG8YK0r3Cl7zTykRc7CNPAS9j7JuYHa2h8YRtpKQ==" ], "ARC-Authentication-Results": [ "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=iUSW8Uwb; arc=fail smtp.client-ip=40.93.194.40", "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.160) smtp.rcpttodomain=google.com smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=T1B7nf2EuWA/Rg2zVaqlyfn7AepXv3Oef8j1A0tmQWU=;\n b=iUSW8Uwb6dDAX3F0E4P+lz2ILvaG95RTZ8KxRKayZQlHb9uAwlgKnPUhnq3Djto8BX53vjtqZYIObo+Lmo6Rm/dO6HfEtE1Nm/Lq4mSTmiMbfbjx5RCO9wK7LTWCZziAO5l9AeHOvXGLj8Ff/QMJoCPzLi8uCRZ4iBwg1ykfTYnJcPLk5ZhGzg7XZhwg3j75XBiRzrv/E37jgnqpkyViA2yZTRkTzyLqEqdOlKPFZRZQCF1P6PITwFy2tzYyDj+uFT3+TG9laytEFZL/iBRWccFG8iW6Vm99iKlMA/Yr/IcGRymTwiJny9KWBUb2U+xHWtV7z2b9BUps5HZVYyHs/g==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.160)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.160 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C", "From": "Manikanta Maddireddy <mmaddireddy@nvidia.com>", "To": "<bhelgaas@google.com>, <lpieralisi@kernel.org>, <kwilczynski@kernel.org>,\n\t<mani@kernel.org>, <robh@kernel.org>, <krzk+dt@kernel.org>,\n\t<conor+dt@kernel.org>, <thierry.reding@gmail.com>, <jonathanh@nvidia.com>,\n\t<jingoohan1@gmail.com>, <vidyas@nvidia.com>, <cassel@kernel.org>,\n\t<18255117159@163.com>", "CC": "<linux-pci@vger.kernel.org>, <devicetree@vger.kernel.org>,\n\t<linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>, \"Manikanta\n Maddireddy\" <mmaddireddy@nvidia.com>", "Subject": "[V5,05/13] PCI: tegra194: Use HW version number", "Date": "Sun, 8 Feb 2026 23:37:38 +0530", "Message-ID": "<20260208180746.2024338-6-mmaddireddy@nvidia.com>", "X-Mailer": "git-send-email 2.34.1", "In-Reply-To": "<20260208180746.2024338-1-mmaddireddy@nvidia.com>", "References": "<20260208180746.2024338-1-mmaddireddy@nvidia.com>", "Precedence": "bulk", "X-Mailing-List": "linux-tegra@vger.kernel.org", "List-Id": "<linux-tegra.vger.kernel.org>", "List-Subscribe": "<mailto:linux-tegra+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-tegra+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "X-NVConfidentiality": "public", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-ClientProxiedBy": "rnnvmail203.nvidia.com (10.129.68.9) To\n rnnvmail201.nvidia.com (10.129.68.8)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "MWH0EPF000971E8:EE_|CYXPR12MB9388:EE_", "X-MS-Office365-Filtering-Correlation-Id": "2dff5b5e-a319-48b7-deaf-08de673d1d14", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|36860700013|7416014|376014|82310400026|1800799024|921020;", "X-Microsoft-Antispam-Message-Info": "\n /f9i/2EDVJUYaBB6GtE6HF6BjZ9msEnTOQhuov9kvKtldWeIBlxrJZXoHHlpIclgtzfnO/E6s7apB2Y4knRUnbktpBYnkUuH7nTUGGb9tvpJpTS8jArwJb/Uu9TVBdlrBCpEZEr3LhKTxRpq1bJxZygi6VPIkQgAaGbrK4mAgILrwd16wjjdB07IK+/5TMDSiQsyNbyhn/PyvbyqWdWePVPe3JqvQNI+dgiXGztV/Y45rkLBtiwbdDCiPat769b3MzH7U6oXDqtDy5le92lXgwoRJ4I+FUxsVKzv8SM13Iryy5kcNaup3GH62sHr6b9Ekso7p/Wm8LRwpecMqWX6v7K75WWfCEfUdj8/6jYkrW7CxKh3c4hbLvnFJiLmb74tAB/AlBtoDPBYCkgxbGbQxghjsWlOj6Pq4bY1rMzGnwtzzDLASRG2Lbmp1M88IFdOD139yVRjYmgAAcVIwvE5ImEXxN4ubaOqkAy/BmdHBaFj40u/vbtB8nQvDxDmgx10S6HPseDoN5mUeTvikZIOa6o0QR0V9T4az+iLzCR8m87ouHG7jo8N3XM6SdCIVjOaHv0t+40TCqvDZ6u8GS8ZfWfYFB7gKJtv0EsyrR4AefDCTLbE31DlQ91jKcID3j6IzAkWxlWGgU+ddwO026NTwIjz53Kcmm7USl6HgRVDBnSUg8Ny9kHu/fp7P/j5LYZE5ocvycb8NpwULF20ivsKnhgfItXde+/MUP7IGQzFSKqQAkbrNUW7THkh9OUaUkvcNins8PTk8LYsQDNiKZVkyJNxH89e3kXr+ss6tOKojXKTK/YLa6QoCrz+yLF2vrlp4G77ai1Ax1MyRRixJu10HOWUeYndb+Do+2Tp06YV8MeTF35eQNGoyiDuP0Eiomtbt4Sxy+D8aRj85qYn08zekiryUiTtQAlZUz6aDzt9S3Hw3KA/ciy11COXPYwbSba7F5f7vxVYSfE4V+dV9dh4WrREQXVPtawYyftb716aeMK+z6/5xx5eOTI0B3aPJi/EeIn988nXFH35ClDHEi/6vDt1Xsb1E9r1t+mml1Wt/VdDvv5KLdBLXfFhytZIIhHKYRjVEWj+iK7F5k7SU4T+AZbE09V7fMTPgJV9M6RqOVyPnK5Gs78W192+/U1oCcyKzA2gECavoJUqKdY8KyjY9QD68Ja4rRTs9XrkNPJKqV074p1OL6+OqvR8x6dL4PKOvIzSwPKNuhpuGGIGOghIYoTbdkuU6Xrr3MVZV8DdGN/iWL1mwCmq2J9fbFtiEIwOcL316b+AgkqLf6AkYsz5JvzDROi1TcQphO1Ux3WP7CUi7s2tCEEh/HvEGErY+KznfOUJNKrvsu2zsdNr0inwD3HF7wQoz6QXYFle+DE8beKbUzN+lNUziCJM2iXJ+nZ1ulLE+uljLhI7YXM353vOkxRup/u44B7OhNQqA4YKdp5IORnwV+ilSXR3/87fkx4M6RQB5P+lwtq1SDO2y/ElvvZm3eqVvtdTagrsSpT6KkQyhcQRC9GT0jBXtj5pUXrWd7w59Q5/SkYX4ekzzLMseBJ8M2Drgchb1d3ygsxH8uaoTUSJ7bxmYd1PdWLt+iuScwUaxmTbSPHZhbs4MK9zrkkf81I4/fwT66lOi5Usad8CzN0xLAQxgqps4VeBfFsvzKOPWNI00q+tt2k/QevhCL3zjkFRWWwK1LXxOMNs8x4=", "X-Forefront-Antispam-Report": "\n\tCIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(36860700013)(7416014)(376014)(82310400026)(1800799024)(921020);DIR:OUT;SFP:1101;", "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1", "X-MS-Exchange-AntiSpam-MessageData-0": "\n\tiRnMc7b7+KudYvQtivEN0CUdQsnwiTmAUMFlQNlCv+3scWbwyQQKDqO8SxgXs5iqeM5Li3X2GFQPP8ooCYXN89Uw9rz14exLAKjf3OtpJcPTNZkFnQJHJMbjEQ3yBwIHce5nsNDtuFMaoZx9uAaB/S2YkeaFHBd1oqv2ANTVIMyI3m00+Z3KH7VBBf1O4/X38UTsc18XQJcUqG1I5VaemvFNqBdFxmg7M4Hpsk7hQRzoIz7JfRJ/PHdKaYKSgIiwF598O4ahFrytSurQkmA/CrSsvwFk04phbB53dtPxLiKVSelxe2R7yr62d+6+HbIHmaFnlXCU2VFNHo/d3jFfXJGOFbL5SXNOKM+9fliszSLSputQ7P+CkMBvYaKo3TiPs4zUFJRL7cMdNQRrUP1SYwvnrUID37zTFDZ/C+baSS5Awdh+Ze3Syy3FaE2uePoU", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "08 Feb 2026 18:08:51.0204\n (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 2dff5b5e-a319-48b7-deaf-08de673d1d14", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n\tMWH0EPF000971E8.namprd02.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "CYXPR12MB9388" }, "content": "Tegra194 PCIe driver uses custom version number to detect Tegra194 and\nTegra234 IPs. With version detect logic added, version check results\nin mismatch warnings.\n\nUse HW version numbers in Tegra194 driver to avoid this kernel warnings.\n\nFixed version check to enable ecrc for Tegra194.\nExisting 490A check is left intact in case any HW relying on existing check.\n\nFixes: a54e19073718 (\"PCI: tegra194: Add Tegra234 PCIe support\")\nSigned-off-by: Manikanta Maddireddy <mmaddireddy@nvidia.com>\n---\nV5:\n* None\n\nV4:\n* None\n\nV3:\n* None\n\nV2:\n* None\n\n drivers/pci/controller/dwc/pcie-designware.c | 2 +-\n drivers/pci/controller/dwc/pcie-designware.h | 2 ++\n drivers/pci/controller/dwc/pcie-tegra194.c | 4 ++--\n 3 files changed, 5 insertions(+), 3 deletions(-)", "diff": "diff --git a/drivers/pci/controller/dwc/pcie-designware.c b/drivers/pci/controller/dwc/pcie-designware.c\nindex 345365ea97c7..0dac5d2f5a83 100644\n--- a/drivers/pci/controller/dwc/pcie-designware.c\n+++ b/drivers/pci/controller/dwc/pcie-designware.c\n@@ -559,7 +559,7 @@ int dw_pcie_prog_outbound_atu(struct dw_pcie *pci,\n \tif (upper_32_bits(limit_addr) > upper_32_bits(parent_bus_addr) &&\n \t dw_pcie_ver_is_ge(pci, 460A))\n \t\tval |= PCIE_ATU_INCREASE_REGION_SIZE;\n-\tif (dw_pcie_ver_is(pci, 490A))\n+\tif (dw_pcie_ver_is(pci, 490A) || dw_pcie_ver_is(pci, 500A))\n \t\tval = dw_pcie_enable_ecrc(val);\n \tdw_pcie_writel_atu_ob(pci, atu->index, PCIE_ATU_REGION_CTRL1, val);\n \ndiff --git a/drivers/pci/controller/dwc/pcie-designware.h b/drivers/pci/controller/dwc/pcie-designware.h\nindex f4cf1602cc99..5bceadbd2c9f 100644\n--- a/drivers/pci/controller/dwc/pcie-designware.h\n+++ b/drivers/pci/controller/dwc/pcie-designware.h\n@@ -34,8 +34,10 @@\n #define DW_PCIE_VER_470A\t\t0x3437302a\n #define DW_PCIE_VER_480A\t\t0x3438302a\n #define DW_PCIE_VER_490A\t\t0x3439302a\n+#define DW_PCIE_VER_500A\t\t0x3530302a\n #define DW_PCIE_VER_520A\t\t0x3532302a\n #define DW_PCIE_VER_540A\t\t0x3534302a\n+#define DW_PCIE_VER_562A\t\t0x3536322a\n \n #define __dw_pcie_ver_cmp(_pci, _ver, _op) \\\n \t((_pci)->version _op DW_PCIE_VER_ ## _ver)\ndiff --git a/drivers/pci/controller/dwc/pcie-tegra194.c b/drivers/pci/controller/dwc/pcie-tegra194.c\nindex 1dba3a2d8eae..3924ac123183 100644\n--- a/drivers/pci/controller/dwc/pcie-tegra194.c\n+++ b/drivers/pci/controller/dwc/pcie-tegra194.c\n@@ -35,8 +35,8 @@\n #include <soc/tegra/bpmp-abi.h>\n #include \"../../pci.h\"\n \n-#define TEGRA194_DWC_IP_VER\t\t\t0x490A\n-#define TEGRA234_DWC_IP_VER\t\t\t0x562A\n+#define TEGRA194_DWC_IP_VER\t\t\tDW_PCIE_VER_500A\n+#define TEGRA234_DWC_IP_VER\t\t\tDW_PCIE_VER_562A\n \n #define APPL_PINMUX\t\t\t\t0x0\n #define APPL_PINMUX_PEX_RST\t\t\tBIT(0)\n", "prefixes": [ "V5", "05/13" ] }