Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2194206/?format=api
{ "id": 2194206, "url": "http://patchwork.ozlabs.org/api/patches/2194206/?format=api", "web_url": "http://patchwork.ozlabs.org/project/opensbi/patch/20260207102602.2917520-2-anup.patel@oss.qualcomm.com/", "project": { "id": 67, "url": "http://patchwork.ozlabs.org/api/projects/67/?format=api", "name": "OpenSBI development", "link_name": "opensbi", "list_id": "opensbi.lists.infradead.org", "list_email": "opensbi@lists.infradead.org", "web_url": "https://github.com/riscv/opensbi", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "https://github.com/riscv/opensbi/commit/{}" }, "msgid": "<20260207102602.2917520-2-anup.patel@oss.qualcomm.com>", "list_archive_url": null, "date": "2026-02-07T10:25:55", "name": "[1/8] lib: sbi_irqchip: Use chip as variable name for irqchip device", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "a1c63bc5176389b55ebbe84c46dfa91974b44b03", "submitter": { "id": 92322, "url": "http://patchwork.ozlabs.org/api/people/92322/?format=api", "name": "Anup Patel", "email": "anup.patel@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/opensbi/patch/20260207102602.2917520-2-anup.patel@oss.qualcomm.com/mbox/", "series": [ { "id": 491373, "url": "http://patchwork.ozlabs.org/api/series/491373/?format=api", "web_url": "http://patchwork.ozlabs.org/project/opensbi/list/?series=491373", "date": "2026-02-07T10:26:02", "name": "Extend irqchip framework for M-mode interrupts", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/491373/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2194206/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2194206/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <opensbi-bounces+incoming=patchwork.ozlabs.org@lists.infradead.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n secure) header.d=lists.infradead.org header.i=@lists.infradead.org\n header.a=rsa-sha256 header.s=bombadil.20210309 header.b=dtFbMoza;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=CIEKw1of;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=none (no SPF record) smtp.mailfrom=lists.infradead.org\n (client-ip=2607:7c80:54:3::133; helo=bombadil.infradead.org;\n envelope-from=opensbi-bounces+incoming=patchwork.ozlabs.org@lists.infradead.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from bombadil.infradead.org (bombadil.infradead.org\n [IPv6:2607:7c80:54:3::133])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4f7S161bBjz1xvh\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 07 Feb 2026 21:31:22 +1100 (AEDT)", "from localhost ([::1] helo=bombadil.infradead.org)\n\tby bombadil.infradead.org with esmtp (Exim 4.98.2 #2 (Red Hat Linux))\n\tid 1vofas-0000000CLCW-3sQT;\n\tSat, 07 Feb 2026 10:31:14 +0000", "from mx0b-0031df01.pphosted.com ([205.220.180.131])\n\tby bombadil.infradead.org with esmtps (Exim 4.98.2 #2 (Red Hat Linux))\n\tid 1vofaq-0000000CLC1-21ih\n\tfor opensbi@lists.infradead.org;\n\tSat, 07 Feb 2026 10:31:13 +0000", "from pps.filterd (m0279871.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 6174OO7b411559;\n\tSat, 7 Feb 2026 10:26:09 GMT", "from apblrppmta02.qualcomm.com\n (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.18.19])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4c5xb4rhau-1\n\t(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);\n\tSat, 07 Feb 2026 10:26:08 +0000 (GMT)", "from pps.filterd (APBLRPPMTA02.qualcomm.com [127.0.0.1])\n\tby APBLRPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTP id\n 617AQ3Tg002715;\n\tSat, 7 Feb 2026 10:26:03 GMT", "from pps.reinject (localhost [127.0.0.1])\n\tby APBLRPPMTA02.qualcomm.com (PPS) with ESMTPS id 4c5xfkj4jb-1\n\t(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);\n\tSat, 07 Feb 2026 10:26:03 +0000", "from APBLRPPMTA02.qualcomm.com (APBLRPPMTA02.qualcomm.com\n [127.0.0.1])\n\tby pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 617AQ34C002688;\n\tSat, 7 Feb 2026 10:26:03 GMT", "from hu-devc-blr-u24-a.qualcomm.com (hu-anuppate-blr.qualcomm.com\n [10.131.36.165])\n\tby APBLRPPMTA02.qualcomm.com (PPS) with ESMTPS id 617AQ3Rv002678\n\t(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);\n\tSat, 07 Feb 2026 10:26:03 +0000", "by hu-devc-blr-u24-a.qualcomm.com (Postfix, from userid 486687)\n\tid BC69322B5D; Sat, 7 Feb 2026 15:56:02 +0530 (+0530)" ], "DKIM-Signature": [ "v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed;\n\td=lists.infradead.org; s=bombadil.20210309; h=Sender:\n\tContent-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post:\n\tList-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:\n\tMessage-ID:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description:\n\tResent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:\n\tList-Owner; bh=3bQLvmdHRXoVl3DdDKL5OaTALmWfF8+1WSG/P2QIZ+U=; b=dtFbMozaPl3xSE\n\t+ec62+UsiL6MDuBuDmPBBs1qSyUThKE1z2ptxDulJiJIwpuMxliIY8Yd5McFpOcaOIWvoQMfNgU2C\n\touo+VUon86Of7xvDssykAI0M0eGNFmzYU9g1TFl8HwzX5kFuKJUDIgy8odkfW/PvjFQcf5a0d7/Zz\n\t2MDgbgBrfJkNIjsduXHtQPui1trml25Ih8iYdZfE5P9RhS8wzkLEAASFgfqKntPrh91gbdILn1sx/\n\tSWN4vP919vtpff/IKfHEXirSuDY0ehSdN0CXQzEFna9ZD96HNbGBKrUTnaXygJ3kxFd3XJ3T6SKYD\n\t+xJcmfilFASeF3OXVQfg==;", "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:date:from:in-reply-to:message-id\n\t:mime-version:references:subject:to; s=qcppdkim1; bh=11dbYlNZTUu\n\tzVFkAZ8IK+71L+3pmEDTFnOAd7uxoXRk=; b=CIEKw1oflrdXhO8eHA5dAiq0428\n\tEO8VkgUhf+r6I8wAlIcCHt8O3vkV6kM/XeWy9N5d43EVNkj7tzD90gggYiXWofKA\n\tSyhus3nB5lIXp+fO3yQSucGgyc8Cp8JgGHaKQLwjd5eLvHrYuHru3VbaEJw+/mwE\n\trFOk7gL4r8mdUdDm0h+O2BOcv+iqwiF5si3d3POJndaH2yvNJTAdzqrNz14lT/PM\n\th4CHntLTelz8ULXuzxXtiXY89Cv+XpTLSlCnuFK/Z+ZJzqD1aLEZF14P+TSEygtm\n\tVVfzNt5QLBLbEIRINfcK8rmrOXz6Fv831bOpdYrTTKfCYV8ye7ISy33s2lw==" ], "From": "Anup Patel <anup.patel@oss.qualcomm.com>", "To": "Atish Patra <atish.patra@linux.dev>", "Cc": "Andrew Jones <andrew.jones@oss.qualcomm.com>,\n Raymond Mao <raymond.mao@riscstar.com>,\n Dave Patel <dave.patel@riscstar.com>,\n Samuel Holland <samuel.holland@sifive.com>,\n Anup Patel <anup@brainfault.org>, opensbi@lists.infradead.org,\n Anup Patel <anup.patel@oss.qualcomm.com>", "Subject": "[PATCH 1/8] lib: sbi_irqchip: Use chip as variable name for irqchip\n device", "Date": "Sat, 7 Feb 2026 15:55:55 +0530", "Message-ID": "<20260207102602.2917520-2-anup.patel@oss.qualcomm.com>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260207102602.2917520-1-anup.patel@oss.qualcomm.com>", "References": "<20260207102602.2917520-1-anup.patel@oss.qualcomm.com>", "MIME-Version": "1.0", "X-QCInternal": [ "smtphost", "smtphost" ], "X-Proofpoint-Virus-Version": [ "vendor=nai engine=6200 definitions=5800\n signatures=585085", "vendor=nai engine=6200 definitions=5800\n signatures=585085", "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-02-06_05,2026-02-05_03,2025-10-01_01" ], "X-Proofpoint-GUID": "n0xH48APn8wLxeDCNw6BFUYoiphGpU5n", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwMjA3MDA4MiBTYWx0ZWRfX8mwfyYq1DY19\n 7b+b+f6RUqqwzMokZYoeH5KbcYSFnLKlZhZqc7it3MWerTSQmYIqAhBEq552YwoXplGZHOy0pFv\n mP0e8GLvRGv48V/LiiaEXRVw6BWX1JiNyMuAZajCImQ4dszqe/JadOSqypqhdnpM7+WnJ0biiUl\n yz8DGT9qV4+WNfD8H5caFJNaP4IFLAWXx5vqIIN8v4ssMXvVHGJUcNRmMWKuLLXlZN51kVxwqk/\n 4/RaOtgSnry1279urIfYrMPHHy66HClbSq+q0oowkw2IpHyGg/IquakMD/LxD4e6XyKr9lnYuqO\n uwI0WY9cO+Td5+3Cu+TiNqR2oGffW6mo41iI5ApYOQh9mt/qtgRVBO9ukDG+GsUordtOoKR0l7O\n 2PW9eI7LJQfL6oSeKGtz9/FV7M0joY1vjyLRBUTMrZ2Cl6IFi2pMbEwlEbUm4evbbLtFUkrx99j\n X/I3fYm/awHNgINlYnQ==", "X-Authority-Analysis": "v=2.4 cv=PYLyRyhd c=1 sm=1 tr=0 ts=69871341 cx=c_pps\n a=Ou0eQOY4+eZoSc0qltEV5Q==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17\n a=HzLeVaNsDn8A:10 a=VkNPw1HP01LnGYTKEx00:22 a=Mpw57Om8IfrbqaoTuvik:22\n a=GgsMoib0sEa3-_RKJdDe:22 a=EUspDBNiAAAA:8 a=gh03vId5hNsAhgaDwcEA:9", "X-Proofpoint-ORIG-GUID": "n0xH48APn8wLxeDCNw6BFUYoiphGpU5n", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n lowpriorityscore=0 phishscore=0 malwarescore=0 priorityscore=1501\n suspectscore=0 bulkscore=0 impostorscore=0 spamscore=0 clxscore=1015\n adultscore=0 classifier=typeunknown authscore=0 authtc= authcc=\n route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000\n definitions=main-2602070082", "X-CRM114-Version": "20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 ", "X-CRM114-CacheID": "sfid-20260207_023112_640647_84C6343C ", "X-CRM114-Status": "GOOD ( 13.58 )", "X-Spam-Score": "-2.7 (--)", "X-Spam-Report": "Spam detection software,\n running on the system \"bombadil.infradead.org\",\n has NOT identified this incoming email as spam. The original\n message has been attached to this so you can view it or label\n similar future email. If you have any questions, see\n the administrator of that system for details.\n Content preview: The irqchip device represents an interrupt controller so\n use\n chip as variable name instead of dev. This will avoid confusion as the\n sbi_irqchip\n framework grows. Signed-off-by: Anup Patel <anup.patel@oss.qualcomm.com>\n --- include/sbi/sbi_irqchip.h | 4 ++-- lib/sbi/sbi_irqchip.c | 16\n ++++++++--------\n 2 files changed, 10 insertions(+), 10 deletions(-)\n Content analysis details: (-2.7 points, 5.0 required)\n pts rule name description\n ---- ----------------------\n --------------------------------------------------\n -0.7 RCVD_IN_DNSWL_LOW RBL: Sender listed at https://www.dnswl.org/, low\n trust\n [205.220.180.131 listed in list.dnswl.org]\n 0.0 SPF_HELO_NONE SPF: HELO does not publish an SPF Record\n -0.0 SPF_PASS SPF: sender matches SPF record\n -0.1 DKIM_VALID Message has at least one valid DKIM or DK\n signature\n 0.1 DKIM_SIGNED Message has a DKIM or DK signature,\n not necessarily valid\n -0.1 DKIM_VALID_EF Message has a valid DKIM or DK signature from\n envelope-from domain\n -1.9 BAYES_00 BODY: Bayes spam probability is 0 to 1%\n [score: 0.0000]\n 0.0 RCVD_IN_VALIDITY_CERTIFIED_BLOCKED RBL: ADMINISTRATOR NOTICE: The\n query to Validity was blocked. See\n https://knowledge.validity.com/hc/en-us/articles/20961730681243\n for more information.\n [205.220.180.131 listed in\n sa-trusted.bondedsender.org]\n 0.0 RCVD_IN_VALIDITY_SAFE_BLOCKED RBL: ADMINISTRATOR NOTICE: The query to\n Validity was blocked. See\n https://knowledge.validity.com/hc/en-us/articles/20961730681243\n for more information.\n [205.220.180.131 listed in\n sa-accredit.habeas.com]\n 0.0 RCVD_IN_VALIDITY_RPBL_BLOCKED RBL: ADMINISTRATOR NOTICE: The query to\n Validity was blocked. See\n https://knowledge.validity.com/hc/en-us/articles/20961730681243\n for more information.\n [205.220.180.131 listed in\n bl.score.senderscore.com]", "X-BeenThere": "opensbi@lists.infradead.org", "X-Mailman-Version": "2.1.34", "Precedence": "list", "List-Id": "<opensbi.lists.infradead.org>", "List-Unsubscribe": "<http://lists.infradead.org/mailman/options/opensbi>,\n <mailto:opensbi-request@lists.infradead.org?subject=unsubscribe>", "List-Archive": "<http://lists.infradead.org/pipermail/opensbi/>", "List-Post": "<mailto:opensbi@lists.infradead.org>", "List-Help": "<mailto:opensbi-request@lists.infradead.org?subject=help>", "List-Subscribe": "<http://lists.infradead.org/mailman/listinfo/opensbi>,\n <mailto:opensbi-request@lists.infradead.org?subject=subscribe>", "Content-Type": "text/plain; charset=\"us-ascii\"", "Content-Transfer-Encoding": "7bit", "Sender": "\"opensbi\" <opensbi-bounces@lists.infradead.org>", "Errors-To": "opensbi-bounces+incoming=patchwork.ozlabs.org@lists.infradead.org" }, "content": "The irqchip device represents an interrupt controller so use chip\nas variable name instead of dev. This will avoid confusion as the\nsbi_irqchip framework grows.\n\nSigned-off-by: Anup Patel <anup.patel@oss.qualcomm.com>\n---\n include/sbi/sbi_irqchip.h | 4 ++--\n lib/sbi/sbi_irqchip.c | 16 ++++++++--------\n 2 files changed, 10 insertions(+), 10 deletions(-)", "diff": "diff --git a/include/sbi/sbi_irqchip.h b/include/sbi/sbi_irqchip.h\nindex e0ae12f5..97332248 100644\n--- a/include/sbi/sbi_irqchip.h\n+++ b/include/sbi/sbi_irqchip.h\n@@ -21,7 +21,7 @@ struct sbi_irqchip_device {\n \tstruct sbi_dlist node;\n \n \t/** Initialize per-hart state for the current hart */\n-\tint (*warm_init)(struct sbi_irqchip_device *dev);\n+\tint (*warm_init)(struct sbi_irqchip_device *chip);\n \n \t/** Handle an IRQ from this irqchip */\n \tint (*irq_handle)(void);\n@@ -38,7 +38,7 @@ struct sbi_irqchip_device {\n int sbi_irqchip_process(void);\n \n /** Register an irqchip device to receive callbacks */\n-void sbi_irqchip_add_device(struct sbi_irqchip_device *dev);\n+void sbi_irqchip_add_device(struct sbi_irqchip_device *chip);\n \n /** Initialize interrupt controllers */\n int sbi_irqchip_init(struct sbi_scratch *scratch, bool cold_boot);\ndiff --git a/lib/sbi/sbi_irqchip.c b/lib/sbi/sbi_irqchip.c\nindex 0594e05a..8a71b88f 100644\n--- a/lib/sbi/sbi_irqchip.c\n+++ b/lib/sbi/sbi_irqchip.c\n@@ -25,19 +25,19 @@ int sbi_irqchip_process(void)\n \treturn ext_irqfn();\n }\n \n-void sbi_irqchip_add_device(struct sbi_irqchip_device *dev)\n+void sbi_irqchip_add_device(struct sbi_irqchip_device *chip)\n {\n-\tsbi_list_add_tail(&dev->node, &irqchip_list);\n+\tsbi_list_add_tail(&chip->node, &irqchip_list);\n \n-\tif (dev->irq_handle)\n-\t\text_irqfn = dev->irq_handle;\n+\tif (chip->irq_handle)\n+\t\text_irqfn = chip->irq_handle;\n }\n \n int sbi_irqchip_init(struct sbi_scratch *scratch, bool cold_boot)\n {\n \tint rc;\n \tconst struct sbi_platform *plat = sbi_platform_ptr(scratch);\n-\tstruct sbi_irqchip_device *dev;\n+\tstruct sbi_irqchip_device *chip;\n \n \tif (cold_boot) {\n \t\trc = sbi_platform_irqchip_init(plat);\n@@ -45,10 +45,10 @@ int sbi_irqchip_init(struct sbi_scratch *scratch, bool cold_boot)\n \t\t\treturn rc;\n \t}\n \n-\tsbi_list_for_each_entry(dev, &irqchip_list, node) {\n-\t\tif (!dev->warm_init)\n+\tsbi_list_for_each_entry(chip, &irqchip_list, node) {\n+\t\tif (!chip->warm_init)\n \t\t\tcontinue;\n-\t\trc = dev->warm_init(dev);\n+\t\trc = chip->warm_init(chip);\n \t\tif (rc)\n \t\t\treturn rc;\n \t}\n", "prefixes": [ "1/8" ] }