Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/2137022/?format=api
{ "id": 2137022, "url": "http://patchwork.ozlabs.org/api/patches/2137022/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20250915080157.28195-8-clamor95@gmail.com/", "project": { "id": 21, "url": "http://patchwork.ozlabs.org/api/projects/21/?format=api", "name": "Linux Tegra Development", "link_name": "linux-tegra", "list_id": "linux-tegra.vger.kernel.org", "list_email": "linux-tegra@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20250915080157.28195-8-clamor95@gmail.com>", "list_archive_url": null, "date": "2025-09-15T08:01:53", "name": "[v3,07/11] dt-bindings: memory: Document Tegra114 External Memory Controller", "commit_ref": null, "pull_url": null, "state": "changes-requested", "archived": false, "hash": "ee48530f4eccda301d673bca3a0abe5a36e617c2", "submitter": { "id": 84146, "url": "http://patchwork.ozlabs.org/api/people/84146/?format=api", "name": "Svyatoslav Ryhel", "email": "clamor95@gmail.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20250915080157.28195-8-clamor95@gmail.com/mbox/", "series": [ { "id": 473640, "url": "http://patchwork.ozlabs.org/api/series/473640/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/list/?series=473640", "date": "2025-09-15T08:01:46", "name": "Tegra114: implement EMC support", "version": 3, "mbox": "http://patchwork.ozlabs.org/series/473640/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2137022/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2137022/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-tegra+bounces-9252-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-tegra@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20230601 header.b=bnyvOUm6;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2604:1380:45d1:ec00::1; helo=ny.mirrors.kernel.org;\n envelope-from=linux-tegra+bounces-9252-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=\"bnyvOUm6\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=209.85.167.54", "smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=gmail.com" ], "Received": [ "from ny.mirrors.kernel.org (ny.mirrors.kernel.org\n [IPv6:2604:1380:45d1:ec00::1])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange X25519 server-signature ECDSA (secp384r1))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4cQHZS4Ylnz1y1Y\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 15 Sep 2025 18:02:40 +1000 (AEST)", "from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby ny.mirrors.kernel.org (Postfix) with ESMTPS id 345C217A334\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 15 Sep 2025 08:02:38 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id CD1D12ECEBB;\n\tMon, 15 Sep 2025 08:02:36 +0000 (UTC)", "from mail-lf1-f54.google.com (mail-lf1-f54.google.com\n [209.85.167.54])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 853472E6CBF\n\tfor <linux-tegra@vger.kernel.org>; Mon, 15 Sep 2025 08:02:33 +0000 (UTC)", "by mail-lf1-f54.google.com with SMTP id\n 2adb3069b0e04-55f7039aa1eso4125764e87.1\n for <linux-tegra@vger.kernel.org>;\n Mon, 15 Sep 2025 01:02:33 -0700 (PDT)", "from xeon.. ([188.163.112.70])\n by smtp.gmail.com with ESMTPSA id\n 2adb3069b0e04-56e6460dec4sm3392381e87.103.2025.09.15.01.02.29\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 15 Sep 2025 01:02:30 -0700 (PDT)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1757923356; cv=none;\n b=tOY53pjcD2ThPsmTInYBZ890zihXFs2bsOnjxGelImAxh5uRr2z/cAaQlnX4eyr6jBSF+quyoCn+QuYM6h7h7jjKZ6xYz9oeZ8WGRZpLsm9/N5OQnZH1Iko+KQboo0BwQHRNfFvKckDkgZxvsz29RHzDRKwuUHegf7cmqtOpVD0=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1757923356; c=relaxed/simple;\n\tbh=oG1UDywpcR9M4x+yKBkhpkuBvFZfw89ujr3kh7eFaOY=;\n\th=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version;\n b=g6idEl+M6AIywvtPrfHC4ZfxbB8Zks17lBWOtni3jS0SWwAYEmvlGEBOy+8hkhSni7vOmfASN8ASIUObdfQ0Ryk6JYxzyw9JwKCPaOEcmrTZkKpoZlh5f1aMmwRCRKicLoCD5iaet+g6m9udeCDXAqm7QuFJlS9lrxmvj2HbOFA=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com;\n spf=pass smtp.mailfrom=gmail.com;\n dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=bnyvOUm6; arc=none smtp.client-ip=209.85.167.54", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20230601; t=1757923351; x=1758528151;\n darn=vger.kernel.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=6u7DncElgdWGoBbTvsNYYCuvHQdiQcUMiPwI+0yQv1U=;\n b=bnyvOUm6EwhZ/kZDNcnJXawAGNBNUAXmQAzhhFwLaq5l1ksZg5WjQmcGcoWwfntRSI\n UwQAEqokjD2rX4W3uJ2U/dssBlqL9/ZpJ5LLfkKwVrWdRPHZ5wyEwuamOTPnozIHOM76\n qDA+fgGQ55q8oyAWMWgXx9V4sazgmNbXd/87ZUpCcJK/GZcSGcY/GgWTn+uo6DE+7osW\n j+tF1dQHcklIywFruPOf25H1wTA6khoafVVwXF1ZJkCW2fv+ucWfqSvEb0GF6fXdUtD4\n 61nDoRs1Bo2cuhW5+vXUplXeYQstZZYiXRVAqCmKW4CSTcaQAAvUzS5dMbFomBifv9QJ\n //Pw==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20230601; t=1757923351; x=1758528151;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc\n :subject:date:message-id:reply-to;\n bh=6u7DncElgdWGoBbTvsNYYCuvHQdiQcUMiPwI+0yQv1U=;\n b=KdwZC7KljtARLNggtpGsJj29jAf39JSYrlLdCIufTTEgbAy+40p54e6LLJqtPwz6jI\n lUxu5sOrsHgjKR7gEineYhmJzJlUv0ubBUv6B1/Hby5MPX6tHsd8JJe/Pntu6pKE8lWV\n tY1ArItgVYb0sCB9eSPNAyie9+lx8zQ5BpSr4JSLSkcyDQWKyZfXCT6+y1qDDqKWIxz6\n TLrZRGbpiYzMbfTABQlSmYouxed6cHxzRsX56MSvaLv0g5es6PzuiJaPkqpGKb65PZFo\n dKA3JbrGsdIM24olqSS8xw/DQRIb1hq5rt79of1IOwOkd1rZKq+qHo5cXeb1WgVACy8v\n A/qg==", "X-Forwarded-Encrypted": "i=1;\n AJvYcCUDvfwhSn9SuDifJx9o3OPLb/NI1ar+omkZwO0T2loz7gS1T7Q8ZQIpDoFOgeYnJnMGyMnbE1xV+WFKWQ==@vger.kernel.org", "X-Gm-Message-State": "AOJu0Yyc59tst4B+9jJjCla80Qhh1AtRL7a9LGRdZAboIocoYILVFyWE\n\taiMmWIUjOZv546AElJKTCINc3AYEPCxv8bYSWSq2SsZbcDMFtSWrWua/", "X-Gm-Gg": "ASbGncsAGH/dZWlyhhAr48mnTStMY0Ukl7aX62ai+Daxvo1cqNtgt1B6fzxSdtc+Y4n\n\t7sUaMvzZQ6jyJdHYlch/f274/otTHP7lg3yamY+2Np5B74Kvc0UkbbwiprCN7hsYlCyqhcgMUvn\n\t5USqF5iO/nmK10jC4GCu9YbQ44N8HMMD3/ptHR5bQZn+UUU0tDmv9v7IxRuXIpCJAkGk7ezPult\n\tIkceSWdbLYQjiGzN8lMylwREna+AJ27Lz+greZqxtQIRsS5HTM/DzPV+iaHGNQA8RE2q8oZdsMa\n\tJbdF0sVjVvFaGlPxIY8mNBfj9AUzKiYQMLqjOK3jFWoNDf1LcfCsBNwevGzj67ndEYBZyQugC2A\n\t2BxawlU+i+DCzPYB86rgAzQXe", "X-Google-Smtp-Source": "\n AGHT+IEIzb0MelnrDb6tsvBBgjhy3goeGAgHgtIY40U+klN3eLzXkD55yKXFZdzIpxBI7o+EErrCaQ==", "X-Received": "by 2002:a05:6512:3599:b0:562:d04d:fa05 with SMTP id\n 2adb3069b0e04-5704fb8634dmr2789250e87.54.1757923351191;\n Mon, 15 Sep 2025 01:02:31 -0700 (PDT)", "From": "Svyatoslav Ryhel <clamor95@gmail.com>", "To": "Krzysztof Kozlowski <krzk@kernel.org>,\n\tRob Herring <robh@kernel.org>,\n\tConor Dooley <conor+dt@kernel.org>,\n\tThierry Reding <treding@nvidia.com>,\n\tThierry Reding <thierry.reding@gmail.com>,\n\tJonathan Hunter <jonathanh@nvidia.com>,\n\tPrashant Gaikwad <pgaikwad@nvidia.com>,\n\tMikko Perttunen <mperttunen@nvidia.com>,\n\tMichael Turquette <mturquette@baylibre.com>,\n\tStephen Boyd <sboyd@kernel.org>,\n\tDmitry Osipenko <digetx@gmail.com>,\n\tMyungJoo Ham <myungjoo.ham@samsung.com>,\n\tKyungmin Park <kyungmin.park@samsung.com>,\n\tChanwoo Choi <cw00.choi@samsung.com>,\n\tSvyatoslav Ryhel <clamor95@gmail.com>", "Cc": "linux-kernel@vger.kernel.org,\n\tdevicetree@vger.kernel.org,\n\tlinux-tegra@vger.kernel.org,\n\tlinux-clk@vger.kernel.org,\n\tlinux-pm@vger.kernel.org", "Subject": "[PATCH v3 07/11] dt-bindings: memory: Document Tegra114 External\n Memory Controller", "Date": "Mon, 15 Sep 2025 11:01:53 +0300", "Message-ID": "<20250915080157.28195-8-clamor95@gmail.com>", "X-Mailer": "git-send-email 2.48.1", "In-Reply-To": "<20250915080157.28195-1-clamor95@gmail.com>", "References": "<20250915080157.28195-1-clamor95@gmail.com>", "Precedence": "bulk", "X-Mailing-List": "linux-tegra@vger.kernel.org", "List-Id": "<linux-tegra.vger.kernel.org>", "List-Subscribe": "<mailto:linux-tegra+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-tegra+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit" }, "content": "Include Tegra114 support into existing Tegra124 EMC schema with the most\nnotable difference being the amount of EMC timings and a few SoC unique\nentries.\n\nSigned-off-by: Svyatoslav Ryhel <clamor95@gmail.com>\n---\n .../nvidia,tegra124-emc.yaml | 431 ++++++++++++------\n 1 file changed, 283 insertions(+), 148 deletions(-)", "diff": "diff --git a/Documentation/devicetree/bindings/memory-controllers/nvidia,tegra124-emc.yaml b/Documentation/devicetree/bindings/memory-controllers/nvidia,tegra124-emc.yaml\nindex f5f03bf36413..1aeff06c3efe 100644\n--- a/Documentation/devicetree/bindings/memory-controllers/nvidia,tegra124-emc.yaml\n+++ b/Documentation/devicetree/bindings/memory-controllers/nvidia,tegra124-emc.yaml\n@@ -16,7 +16,9 @@ description: |\n \n properties:\n compatible:\n- const: nvidia,tegra124-emc\n+ enum:\n+ - nvidia,tegra114-emc\n+ - nvidia,tegra124-emc\n \n reg:\n maxItems: 1\n@@ -29,6 +31,9 @@ properties:\n items:\n - const: emc\n \n+ interrupts:\n+ maxItems: 1\n+\n \"#interconnect-cells\":\n const: 0\n \n@@ -164,153 +169,10 @@ patternProperties:\n nvidia,emc-configuration:\n description:\n EMC timing characterization data. These are the registers (see\n- section \"15.6.2 EMC Registers\" in the TRM) whose values need to\n+ section \"20.11.2 EMC Registers\" in the Tegra114 TRM or section\n+ \"15.6.2 EMC Registers\" in the Tegra124 TRM) whose values need to\n be specified, according to the board documentation.\n $ref: /schemas/types.yaml#/definitions/uint32-array\n- items:\n- - description: EMC_RC\n- - description: EMC_RFC\n- - description: EMC_RFC_SLR\n- - description: EMC_RAS\n- - description: EMC_RP\n- - description: EMC_R2W\n- - description: EMC_W2R\n- - description: EMC_R2P\n- - description: EMC_W2P\n- - description: EMC_RD_RCD\n- - description: EMC_WR_RCD\n- - description: EMC_RRD\n- - description: EMC_REXT\n- - description: EMC_WEXT\n- - description: EMC_WDV\n- - description: EMC_WDV_MASK\n- - description: EMC_QUSE\n- - description: EMC_QUSE_WIDTH\n- - description: EMC_IBDLY\n- - description: EMC_EINPUT\n- - description: EMC_EINPUT_DURATION\n- - description: EMC_PUTERM_EXTRA\n- - description: EMC_PUTERM_WIDTH\n- - description: EMC_PUTERM_ADJ\n- - description: EMC_CDB_CNTL_1\n- - description: EMC_CDB_CNTL_2\n- - description: EMC_CDB_CNTL_3\n- - description: EMC_QRST\n- - description: EMC_QSAFE\n- - description: EMC_RDV\n- - description: EMC_RDV_MASK\n- - description: EMC_REFRESH\n- - description: EMC_BURST_REFRESH_NUM\n- - description: EMC_PRE_REFRESH_REQ_CNT\n- - description: EMC_PDEX2WR\n- - description: EMC_PDEX2RD\n- - description: EMC_PCHG2PDEN\n- - description: EMC_ACT2PDEN\n- - description: EMC_AR2PDEN\n- - description: EMC_RW2PDEN\n- - description: EMC_TXSR\n- - description: EMC_TXSRDLL\n- - description: EMC_TCKE\n- - description: EMC_TCKESR\n- - description: EMC_TPD\n- - description: EMC_TFAW\n- - description: EMC_TRPAB\n- - description: EMC_TCLKSTABLE\n- - description: EMC_TCLKSTOP\n- - description: EMC_TREFBW\n- - description: EMC_FBIO_CFG6\n- - description: EMC_ODT_WRITE\n- - description: EMC_ODT_READ\n- - description: EMC_FBIO_CFG5\n- - description: EMC_CFG_DIG_DLL\n- - description: EMC_CFG_DIG_DLL_PERIOD\n- - description: EMC_DLL_XFORM_DQS0\n- - description: EMC_DLL_XFORM_DQS1\n- - description: EMC_DLL_XFORM_DQS2\n- - description: EMC_DLL_XFORM_DQS3\n- - description: EMC_DLL_XFORM_DQS4\n- - description: EMC_DLL_XFORM_DQS5\n- - description: EMC_DLL_XFORM_DQS6\n- - description: EMC_DLL_XFORM_DQS7\n- - description: EMC_DLL_XFORM_DQS8\n- - description: EMC_DLL_XFORM_DQS9\n- - description: EMC_DLL_XFORM_DQS10\n- - description: EMC_DLL_XFORM_DQS11\n- - description: EMC_DLL_XFORM_DQS12\n- - description: EMC_DLL_XFORM_DQS13\n- - description: EMC_DLL_XFORM_DQS14\n- - description: EMC_DLL_XFORM_DQS15\n- - description: EMC_DLL_XFORM_QUSE0\n- - description: EMC_DLL_XFORM_QUSE1\n- - description: EMC_DLL_XFORM_QUSE2\n- - description: EMC_DLL_XFORM_QUSE3\n- - description: EMC_DLL_XFORM_QUSE4\n- - description: EMC_DLL_XFORM_QUSE5\n- - description: EMC_DLL_XFORM_QUSE6\n- - description: EMC_DLL_XFORM_QUSE7\n- - description: EMC_DLL_XFORM_ADDR0\n- - description: EMC_DLL_XFORM_ADDR1\n- - description: EMC_DLL_XFORM_ADDR2\n- - description: EMC_DLL_XFORM_ADDR3\n- - description: EMC_DLL_XFORM_ADDR4\n- - description: EMC_DLL_XFORM_ADDR5\n- - description: EMC_DLL_XFORM_QUSE8\n- - description: EMC_DLL_XFORM_QUSE9\n- - description: EMC_DLL_XFORM_QUSE10\n- - description: EMC_DLL_XFORM_QUSE11\n- - description: EMC_DLL_XFORM_QUSE12\n- - description: EMC_DLL_XFORM_QUSE13\n- - description: EMC_DLL_XFORM_QUSE14\n- - description: EMC_DLL_XFORM_QUSE15\n- - description: EMC_DLI_TRIM_TXDQS0\n- - description: EMC_DLI_TRIM_TXDQS1\n- - description: EMC_DLI_TRIM_TXDQS2\n- - description: EMC_DLI_TRIM_TXDQS3\n- - description: EMC_DLI_TRIM_TXDQS4\n- - description: EMC_DLI_TRIM_TXDQS5\n- - description: EMC_DLI_TRIM_TXDQS6\n- - description: EMC_DLI_TRIM_TXDQS7\n- - description: EMC_DLI_TRIM_TXDQS8\n- - description: EMC_DLI_TRIM_TXDQS9\n- - description: EMC_DLI_TRIM_TXDQS10\n- - description: EMC_DLI_TRIM_TXDQS11\n- - description: EMC_DLI_TRIM_TXDQS12\n- - description: EMC_DLI_TRIM_TXDQS13\n- - description: EMC_DLI_TRIM_TXDQS14\n- - description: EMC_DLI_TRIM_TXDQS15\n- - description: EMC_DLL_XFORM_DQ0\n- - description: EMC_DLL_XFORM_DQ1\n- - description: EMC_DLL_XFORM_DQ2\n- - description: EMC_DLL_XFORM_DQ3\n- - description: EMC_DLL_XFORM_DQ4\n- - description: EMC_DLL_XFORM_DQ5\n- - description: EMC_DLL_XFORM_DQ6\n- - description: EMC_DLL_XFORM_DQ7\n- - description: EMC_XM2CMDPADCTRL\n- - description: EMC_XM2CMDPADCTRL4\n- - description: EMC_XM2CMDPADCTRL5\n- - description: EMC_XM2DQPADCTRL2\n- - description: EMC_XM2DQPADCTRL3\n- - description: EMC_XM2CLKPADCTRL\n- - description: EMC_XM2CLKPADCTRL2\n- - description: EMC_XM2COMPPADCTRL\n- - description: EMC_XM2VTTGENPADCTRL\n- - description: EMC_XM2VTTGENPADCTRL2\n- - description: EMC_XM2VTTGENPADCTRL3\n- - description: EMC_XM2DQSPADCTRL3\n- - description: EMC_XM2DQSPADCTRL4\n- - description: EMC_XM2DQSPADCTRL5\n- - description: EMC_XM2DQSPADCTRL6\n- - description: EMC_DSR_VTTGEN_DRV\n- - description: EMC_TXDSRVTTGEN\n- - description: EMC_FBIO_SPARE\n- - description: EMC_ZCAL_WAIT_CNT\n- - description: EMC_MRS_WAIT_CNT2\n- - description: EMC_CTT\n- - description: EMC_CTT_DURATION\n- - description: EMC_CFG_PIPE\n- - description: EMC_DYN_SELF_REF_CONTROL\n- - description: EMC_QPOP\n \n required:\n - clock-frequency\n@@ -318,9 +180,7 @@ patternProperties:\n - nvidia,emc-auto-cal-config2\n - nvidia,emc-auto-cal-config3\n - nvidia,emc-auto-cal-interval\n- - nvidia,emc-bgbias-ctl0\n - nvidia,emc-cfg\n- - nvidia,emc-cfg-2\n - nvidia,emc-ctt-term-ctrl\n - nvidia,emc-mode-1\n - nvidia,emc-mode-2\n@@ -344,6 +204,281 @@ required:\n - \"#interconnect-cells\"\n - operating-points-v2\n \n+allOf:\n+ - if:\n+ properties:\n+ compatible:\n+ contains:\n+ enum:\n+ - nvidia,tegra114-emc\n+ then:\n+ patternProperties:\n+ \"^emc-timings-[0-9]+$\":\n+ patternProperties:\n+ \"^timing-[0-9]+$\":\n+ properties:\n+ nvidia,emc-configuration:\n+ items:\n+ - description: EMC_RC\n+ - description: EMC_RFC\n+ - description: EMC_RAS\n+ - description: EMC_RP\n+ - description: EMC_R2W\n+ - description: EMC_W2R\n+ - description: EMC_R2P\n+ - description: EMC_W2P\n+ - description: EMC_RD_RCD\n+ - description: EMC_WR_RCD\n+ - description: EMC_RRD\n+ - description: EMC_REXT\n+ - description: EMC_WEXT\n+ - description: EMC_WDV\n+ - description: EMC_WDV_MASK\n+ - description: EMC_QUSE\n+ - description: EMC_IBDLY\n+ - description: EMC_EINPUT\n+ - description: EMC_EINPUT_DURATION\n+ - description: EMC_PUTERM_EXTRA\n+ - description: EMC_CDB_CNTL_1\n+ - description: EMC_CDB_CNTL_2\n+ - description: EMC_QRST\n+ - description: EMC_QSAFE\n+ - description: EMC_RDV\n+ - description: EMC_RDV_MASK\n+ - description: EMC_REFRESH\n+ - description: EMC_BURST_REFRESH_NUM\n+ - description: EMC_PRE_REFRESH_REQ_CNT\n+ - description: EMC_PDEX2WR\n+ - description: EMC_PDEX2RD\n+ - description: EMC_PCHG2PDEN\n+ - description: EMC_ACT2PDEN\n+ - description: EMC_AR2PDEN\n+ - description: EMC_RW2PDEN\n+ - description: EMC_TXSR\n+ - description: EMC_TXSRDLL\n+ - description: EMC_TCKE\n+ - description: EMC_TCKESR\n+ - description: EMC_TPD\n+ - description: EMC_TFAW\n+ - description: EMC_TRPAB\n+ - description: EMC_TCLKSTABLE\n+ - description: EMC_TCLKSTOP\n+ - description: EMC_TREFBW\n+ - description: EMC_QUSE_EXTRA\n+ - description: EMC_FBIO_CFG6\n+ - description: EMC_ODT_WRITE\n+ - description: EMC_ODT_READ\n+ - description: EMC_FBIO_CFG5\n+ - description: EMC_CFG_DIG_DLL\n+ - description: EMC_CFG_DIG_DLL_PERIOD\n+ - description: EMC_DLL_XFORM_DQS0\n+ - description: EMC_DLL_XFORM_DQS1\n+ - description: EMC_DLL_XFORM_DQS2\n+ - description: EMC_DLL_XFORM_DQS3\n+ - description: EMC_DLL_XFORM_DQS4\n+ - description: EMC_DLL_XFORM_DQS5\n+ - description: EMC_DLL_XFORM_DQS6\n+ - description: EMC_DLL_XFORM_DQS7\n+ - description: EMC_DLL_XFORM_QUSE0\n+ - description: EMC_DLL_XFORM_QUSE1\n+ - description: EMC_DLL_XFORM_QUSE2\n+ - description: EMC_DLL_XFORM_QUSE3\n+ - description: EMC_DLL_XFORM_QUSE4\n+ - description: EMC_DLL_XFORM_QUSE5\n+ - description: EMC_DLL_XFORM_QUSE6\n+ - description: EMC_DLL_XFORM_QUSE7\n+ - description: EMC_DLI_TRIM_TXDQS0\n+ - description: EMC_DLI_TRIM_TXDQS1\n+ - description: EMC_DLI_TRIM_TXDQS2\n+ - description: EMC_DLI_TRIM_TXDQS3\n+ - description: EMC_DLI_TRIM_TXDQS4\n+ - description: EMC_DLI_TRIM_TXDQS5\n+ - description: EMC_DLI_TRIM_TXDQS6\n+ - description: EMC_DLI_TRIM_TXDQS7\n+ - description: EMC_DLL_XFORM_DQ0\n+ - description: EMC_DLL_XFORM_DQ1\n+ - description: EMC_DLL_XFORM_DQ2\n+ - description: EMC_DLL_XFORM_DQ3\n+ - description: EMC_XM2CMDPADCTRL\n+ - description: EMC_XM2CMDPADCTRL4\n+ - description: EMC_XM2DQPADCTRL2\n+ - description: EMC_XM2CLKPADCTRL\n+ - description: EMC_XM2COMPPADCTRL\n+ - description: EMC_XM2VTTGENPADCTRL\n+ - description: EMC_XM2VTTGENPADCTRL2\n+ - description: EMC_XM2DQSPADCTRL3\n+ - description: EMC_XM2DQSPADCTRL4\n+ - description: EMC_DSR_VTTGEN_DRV\n+ - description: EMC_TXDSRVTTGEN\n+ - description: EMC_FBIO_SPARE\n+ - description: EMC_ZCAL_WAIT_CNT\n+ - description: EMC_MRS_WAIT_CNT2\n+ - description: EMC_CTT\n+ - description: EMC_CTT_DURATION\n+ - description: EMC_DYN_SELF_REF_CONTROL\n+\n+ - if:\n+ properties:\n+ compatible:\n+ contains:\n+ enum:\n+ - nvidia,tegra124-emc\n+ then:\n+ patternProperties:\n+ \"^emc-timings-[0-9]+$\":\n+ patternProperties:\n+ \"^timing-[0-9]+$\":\n+ properties:\n+ nvidia,emc-configuration:\n+ items:\n+ - description: EMC_RC\n+ - description: EMC_RFC\n+ - description: EMC_RFC_SLR\n+ - description: EMC_RAS\n+ - description: EMC_RP\n+ - description: EMC_R2W\n+ - description: EMC_W2R\n+ - description: EMC_R2P\n+ - description: EMC_W2P\n+ - description: EMC_RD_RCD\n+ - description: EMC_WR_RCD\n+ - description: EMC_RRD\n+ - description: EMC_REXT\n+ - description: EMC_WEXT\n+ - description: EMC_WDV\n+ - description: EMC_WDV_MASK\n+ - description: EMC_QUSE\n+ - description: EMC_QUSE_WIDTH\n+ - description: EMC_IBDLY\n+ - description: EMC_EINPUT\n+ - description: EMC_EINPUT_DURATION\n+ - description: EMC_PUTERM_EXTRA\n+ - description: EMC_PUTERM_WIDTH\n+ - description: EMC_PUTERM_ADJ\n+ - description: EMC_CDB_CNTL_1\n+ - description: EMC_CDB_CNTL_2\n+ - description: EMC_CDB_CNTL_3\n+ - description: EMC_QRST\n+ - description: EMC_QSAFE\n+ - description: EMC_RDV\n+ - description: EMC_RDV_MASK\n+ - description: EMC_REFRESH\n+ - description: EMC_BURST_REFRESH_NUM\n+ - description: EMC_PRE_REFRESH_REQ_CNT\n+ - description: EMC_PDEX2WR\n+ - description: EMC_PDEX2RD\n+ - description: EMC_PCHG2PDEN\n+ - description: EMC_ACT2PDEN\n+ - description: EMC_AR2PDEN\n+ - description: EMC_RW2PDEN\n+ - description: EMC_TXSR\n+ - description: EMC_TXSRDLL\n+ - description: EMC_TCKE\n+ - description: EMC_TCKESR\n+ - description: EMC_TPD\n+ - description: EMC_TFAW\n+ - description: EMC_TRPAB\n+ - description: EMC_TCLKSTABLE\n+ - description: EMC_TCLKSTOP\n+ - description: EMC_TREFBW\n+ - description: EMC_FBIO_CFG6\n+ - description: EMC_ODT_WRITE\n+ - description: EMC_ODT_READ\n+ - description: EMC_FBIO_CFG5\n+ - description: EMC_CFG_DIG_DLL\n+ - description: EMC_CFG_DIG_DLL_PERIOD\n+ - description: EMC_DLL_XFORM_DQS0\n+ - description: EMC_DLL_XFORM_DQS1\n+ - description: EMC_DLL_XFORM_DQS2\n+ - description: EMC_DLL_XFORM_DQS3\n+ - description: EMC_DLL_XFORM_DQS4\n+ - description: EMC_DLL_XFORM_DQS5\n+ - description: EMC_DLL_XFORM_DQS6\n+ - description: EMC_DLL_XFORM_DQS7\n+ - description: EMC_DLL_XFORM_DQS8\n+ - description: EMC_DLL_XFORM_DQS9\n+ - description: EMC_DLL_XFORM_DQS10\n+ - description: EMC_DLL_XFORM_DQS11\n+ - description: EMC_DLL_XFORM_DQS12\n+ - description: EMC_DLL_XFORM_DQS13\n+ - description: EMC_DLL_XFORM_DQS14\n+ - description: EMC_DLL_XFORM_DQS15\n+ - description: EMC_DLL_XFORM_QUSE0\n+ - description: EMC_DLL_XFORM_QUSE1\n+ - description: EMC_DLL_XFORM_QUSE2\n+ - description: EMC_DLL_XFORM_QUSE3\n+ - description: EMC_DLL_XFORM_QUSE4\n+ - description: EMC_DLL_XFORM_QUSE5\n+ - description: EMC_DLL_XFORM_QUSE6\n+ - description: EMC_DLL_XFORM_QUSE7\n+ - description: EMC_DLL_XFORM_ADDR0\n+ - description: EMC_DLL_XFORM_ADDR1\n+ - description: EMC_DLL_XFORM_ADDR2\n+ - description: EMC_DLL_XFORM_ADDR3\n+ - description: EMC_DLL_XFORM_ADDR4\n+ - description: EMC_DLL_XFORM_ADDR5\n+ - description: EMC_DLL_XFORM_QUSE8\n+ - description: EMC_DLL_XFORM_QUSE9\n+ - description: EMC_DLL_XFORM_QUSE10\n+ - description: EMC_DLL_XFORM_QUSE11\n+ - description: EMC_DLL_XFORM_QUSE12\n+ - description: EMC_DLL_XFORM_QUSE13\n+ - description: EMC_DLL_XFORM_QUSE14\n+ - description: EMC_DLL_XFORM_QUSE15\n+ - description: EMC_DLI_TRIM_TXDQS0\n+ - description: EMC_DLI_TRIM_TXDQS1\n+ - description: EMC_DLI_TRIM_TXDQS2\n+ - description: EMC_DLI_TRIM_TXDQS3\n+ - description: EMC_DLI_TRIM_TXDQS4\n+ - description: EMC_DLI_TRIM_TXDQS5\n+ - description: EMC_DLI_TRIM_TXDQS6\n+ - description: EMC_DLI_TRIM_TXDQS7\n+ - description: EMC_DLI_TRIM_TXDQS8\n+ - description: EMC_DLI_TRIM_TXDQS9\n+ - description: EMC_DLI_TRIM_TXDQS10\n+ - description: EMC_DLI_TRIM_TXDQS11\n+ - description: EMC_DLI_TRIM_TXDQS12\n+ - description: EMC_DLI_TRIM_TXDQS13\n+ - description: EMC_DLI_TRIM_TXDQS14\n+ - description: EMC_DLI_TRIM_TXDQS15\n+ - description: EMC_DLL_XFORM_DQ0\n+ - description: EMC_DLL_XFORM_DQ1\n+ - description: EMC_DLL_XFORM_DQ2\n+ - description: EMC_DLL_XFORM_DQ3\n+ - description: EMC_DLL_XFORM_DQ4\n+ - description: EMC_DLL_XFORM_DQ5\n+ - description: EMC_DLL_XFORM_DQ6\n+ - description: EMC_DLL_XFORM_DQ7\n+ - description: EMC_XM2CMDPADCTRL\n+ - description: EMC_XM2CMDPADCTRL4\n+ - description: EMC_XM2CMDPADCTRL5\n+ - description: EMC_XM2DQPADCTRL2\n+ - description: EMC_XM2DQPADCTRL3\n+ - description: EMC_XM2CLKPADCTRL\n+ - description: EMC_XM2CLKPADCTRL2\n+ - description: EMC_XM2COMPPADCTRL\n+ - description: EMC_XM2VTTGENPADCTRL\n+ - description: EMC_XM2VTTGENPADCTRL2\n+ - description: EMC_XM2VTTGENPADCTRL3\n+ - description: EMC_XM2DQSPADCTRL3\n+ - description: EMC_XM2DQSPADCTRL4\n+ - description: EMC_XM2DQSPADCTRL5\n+ - description: EMC_XM2DQSPADCTRL6\n+ - description: EMC_DSR_VTTGEN_DRV\n+ - description: EMC_TXDSRVTTGEN\n+ - description: EMC_FBIO_SPARE\n+ - description: EMC_ZCAL_WAIT_CNT\n+ - description: EMC_MRS_WAIT_CNT2\n+ - description: EMC_CTT\n+ - description: EMC_CTT_DURATION\n+ - description: EMC_CFG_PIPE\n+ - description: EMC_DYN_SELF_REF_CONTROL\n+ - description: EMC_QPOP\n+\n+ required:\n+ - nvidia,emc-bgbias-ctl0\n+ - nvidia,emc-cfg-2\n+\n additionalProperties: false\n \n examples:\n", "prefixes": [ "v3", "07/11" ] }