get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/2093666/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2093666,
    "url": "http://patchwork.ozlabs.org/api/patches/2093666/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/uboot/patch/20250603204646.737531-1-donalds@nvidia.com/",
    "project": {
        "id": 18,
        "url": "http://patchwork.ozlabs.org/api/projects/18/?format=api",
        "name": "U-Boot",
        "link_name": "uboot",
        "list_id": "u-boot.lists.denx.de",
        "list_email": "u-boot@lists.denx.de",
        "web_url": null,
        "scm_url": null,
        "webscm_url": null,
        "list_archive_url": "",
        "list_archive_url_format": "",
        "commit_url_format": ""
    },
    "msgid": "<20250603204646.737531-1-donalds@nvidia.com>",
    "list_archive_url": null,
    "date": "2025-06-03T20:46:46",
    "name": "ARM: dts: aspeed: Add NVIDIA GB200 UT3.0b",
    "commit_ref": null,
    "pull_url": null,
    "state": "not-applicable",
    "archived": false,
    "hash": "120c290fe8fc4f3e7872a399b69a8a39079d5d16",
    "submitter": {
        "id": 90992,
        "url": "http://patchwork.ozlabs.org/api/people/90992/?format=api",
        "name": "Donald Shannon",
        "email": "donalds@nvidia.com"
    },
    "delegate": {
        "id": 3651,
        "url": "http://patchwork.ozlabs.org/api/users/3651/?format=api",
        "username": "trini",
        "first_name": "Tom",
        "last_name": "Rini",
        "email": "trini@ti.com"
    },
    "mbox": "http://patchwork.ozlabs.org/project/uboot/patch/20250603204646.737531-1-donalds@nvidia.com/mbox/",
    "series": [
        {
            "id": 459462,
            "url": "http://patchwork.ozlabs.org/api/series/459462/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/uboot/list/?series=459462",
            "date": "2025-06-03T20:46:46",
            "name": "ARM: dts: aspeed: Add NVIDIA GB200 UT3.0b",
            "version": 1,
            "mbox": "http://patchwork.ozlabs.org/series/459462/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/patches/2093666/comments/",
    "check": "pending",
    "checks": "http://patchwork.ozlabs.org/api/patches/2093666/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<u-boot-bounces@lists.denx.de>",
        "X-Original-To": "incoming@patchwork.ozlabs.org",
        "Delivered-To": "patchwork-incoming@legolas.ozlabs.org",
        "Authentication-Results": [
            "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=DnXjFYpm;\n\tdkim-atps=neutral",
            "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de\n (client-ip=85.214.62.61; helo=phobos.denx.de;\n envelope-from=u-boot-bounces@lists.denx.de; receiver=patchwork.ozlabs.org)",
            "phobos.denx.de;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com",
            "phobos.denx.de;\n spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de",
            "phobos.denx.de;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.b=\"DnXjFYpm\";\n\tdkim-atps=neutral",
            "phobos.denx.de;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com",
            "phobos.denx.de;\n spf=fail smtp.mailfrom=donalds@nvidia.com"
        ],
        "Received": [
            "from phobos.denx.de (phobos.denx.de [85.214.62.61])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4bBqD30K2rz1yFc\n\tfor <incoming@patchwork.ozlabs.org>; Wed,  4 Jun 2025 11:06:42 +1000 (AEST)",
            "from h2850616.stratoserver.net (localhost [IPv6:::1])\n\tby phobos.denx.de (Postfix) with ESMTP id DB0B681E25;\n\tWed,  4 Jun 2025 03:06:51 +0200 (CEST)",
            "by phobos.denx.de (Postfix, from userid 109)\n id BA40F8283E; Tue,  3 Jun 2025 22:47:06 +0200 (CEST)",
            "from NAM04-DM6-obe.outbound.protection.outlook.com\n (mail-dm6nam04on20631.outbound.protection.outlook.com\n [IPv6:2a01:111:f403:2409::631])\n (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits))\n (No client certificate requested)\n by phobos.denx.de (Postfix) with ESMTPS id E1EA382103\n for <u-boot@lists.denx.de>; Tue,  3 Jun 2025 22:47:03 +0200 (CEST)",
            "from BYAPR06CA0019.namprd06.prod.outlook.com (2603:10b6:a03:d4::32)\n by SN7PR12MB8820.namprd12.prod.outlook.com (2603:10b6:806:341::5)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8769.25; Tue, 3 Jun\n 2025 20:46:59 +0000",
            "from CO1PEPF000044F6.namprd21.prod.outlook.com\n (2603:10b6:a03:d4:cafe::34) by BYAPR06CA0019.outlook.office365.com\n (2603:10b6:a03:d4::32) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.8769.19 via Frontend Transport; Tue,\n 3 Jun 2025 20:46:58 +0000",
            "from mail.nvidia.com (216.228.118.233) by\n CO1PEPF000044F6.mail.protection.outlook.com (10.167.241.196) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.8835.2 via Frontend Transport; Tue, 3 Jun 2025 20:46:58 +0000",
            "from drhqmail201.nvidia.com (10.126.190.180) by mail.nvidia.com\n (10.127.129.6) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Tue, 3 Jun 2025\n 13:46:48 -0700",
            "from drhqmail202.nvidia.com (10.126.190.181) by\n drhqmail201.nvidia.com (10.126.190.180) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.1544.14; Tue, 3 Jun 2025 13:46:48 -0700",
            "from dondevbox.nvidia.com (10.127.8.13) by mail.nvidia.com\n (10.126.190.181) with Microsoft SMTP Server id 15.2.1544.14 via Frontend\n Transport; Tue, 3 Jun 2025 13:46:48 -0700"
        ],
        "X-Spam-Checker-Version": "SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de",
        "X-Spam-Level": "",
        "X-Spam-Status": "No, score=-2.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,\n DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,\n RCVD_IN_DNSWL_BLOCKED,SPF_HELO_PASS,SPF_PASS autolearn=ham\n autolearn_force=no version=3.4.2",
        "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=Yd/WmOvmcXbYNdD66sQkeNbV/opZc2MgBa3zNrL6dKM4wHtntw+vxaYJidDfnnWmYTNpPGXh5VT8BAthCrlSWA/y9tXopORiLBjUElYke22gpaWe+jTRVAFh+FD0phZIxD0EE5mx/rCTK6mxvLwVtovaSvxp4SC2uoOJS4zANe3TCxLbo2dj5+MN6T0BMoKVzuUdD4jncdJIHOSi6LyUysFN0nZjKHCFe27SRtOTCSHw6DS4CB9pu+ZOQYNRJww2Gz4N3kBYqvVxbxcUm9Ke5gwKsZ3y4tIvfIn+0ckdibsW1QAAqkOvvw5FexOYpHmFBikCmYiixrynn0Fmy8CReA==",
        "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=B7DpUnnYvNUr5NUYNBcFnYFNEtsrw8U+BB1figKMiiw=;\n b=EyJLdxdgwOyc9HAWVBCpD5Hp6g1028Sd13O2XOIoojnCv95Beg4lIiDCb+pORwvysmIDFJhEAdnkrOsrT0n639SYCh/7SqcbksOxfSr9x8SbE4y7WfzXZHOpbnautnmE6nY2kmL0ps34bLSwNxTPTXmFUe1pQmGNkdhOIcxs8iLsNS323oj0koZdwv+MRki4IiktWrbbSBVup/oJoU2oQNwBW+HD43KA2xb6HuOyhBkWzncWskeah8BXVRe6NiB/P3ndVdDRI0hQqxi56HwyLe/gDZ2WssXZu9GtDhqGSdHNbSPkLP9DYR5WRpMBtdd0nuCN87OPmvPs7LJBMO9w7w==",
        "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.118.233) smtp.rcpttodomain=aribaud.net smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)",
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=B7DpUnnYvNUr5NUYNBcFnYFNEtsrw8U+BB1figKMiiw=;\n b=DnXjFYpmyneKTP79tXTGJsLPd6j3ZyqUEqtktNwyVk/kCWdfQf0/+m4WAQEpj3iKICYmvYvz0bN3G0gllNuNdRSDbSblamVw4fOY/nT3e0xcBx0F7VlgI96TRUeL2+q04dkNmAYKLEgbLLVMAXxOZwQBm+aoE5L4EZQgyrBHEAJUBkcFAiSldOdnMlxJUSJrNgN+/ZxNKNUtoV0OztBrXzBx51vAtt4nX9USajw96mopzTztcs5EY78UvNCKnHwFp8TakvSLMOLZ4PCliLmDxYS9P/L5yH/ofs700SVKWXt19xKRNXolDSVHP1tJQeMv/o5t/IQ2oAaD1KozQwIXxg==",
        "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.118.233)\n smtp.mailfrom=nvidia.com;\n dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;",
        "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.118.233 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.118.233; helo=mail.nvidia.com; pr=C",
        "From": "Donald Shannon <donalds@nvidia.com>",
        "To": "<albert.u.boot@aribaud.net>",
        "CC": "<andrew@codeconstruct.com.au>, <donalds@nvidia.com>,\n <peteryin.openbmc@gmail.com>, <wthai@nvidia.com>, <dkodihalli@nvidia.com>,\n <etanous@nvidia.com>, <u-boot@lists.denx.de>",
        "Subject": "[PATCH] ARM: dts: aspeed: Add NVIDIA GB200 UT3.0b",
        "Date": "Tue, 3 Jun 2025 13:46:46 -0700",
        "Message-ID": "<20250603204646.737531-1-donalds@nvidia.com>",
        "X-Mailer": "git-send-email 2.43.0",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "Content-Type": "text/plain",
        "X-NV-OnPremToCloud": "AnonymousSubmission",
        "X-EOPAttributedMessage": "0",
        "X-MS-PublicTrafficType": "Email",
        "X-MS-TrafficTypeDiagnostic": "CO1PEPF000044F6:EE_|SN7PR12MB8820:EE_",
        "X-MS-Office365-Filtering-Correlation-Id": "f1229239-32a8-441f-7624-08dda2dfc8dd",
        "X-MS-Exchange-SenderADCheck": "1",
        "X-MS-Exchange-AntiSpam-Relay": "0",
        "X-Microsoft-Antispam": "BCL:0;\n ARA:13230040|376014|36860700013|1800799024|82310400026;",
        "X-Microsoft-Antispam-Message-Info": "\n ctVQ4/xkJ84Su0XcM5XNWYBk15RYWy52zm23dDlsZb/vDcTK6lp63BlKBHCLror5v0pwgUN6sZikd8w3vew6AW04uPw7JqCCfK4GjPeqOlLNQJ9BBHBEjNnvxkdVgZyYcF8Oi9vo0M4hkWryI0b1eeg+RAWbN790Ie1+i94YH22c6howuWymwy9o43CYuq+eGpn/2r7uFbZw/k1xDiopjEAkb12a9xJHUMxMP3SNlE3nFyGZCYn/Jpg4OYDHWv8Zwtcxog4zdoDq5o9HRKeW/o2Am5SHJue5oWNulGQyrgLKIR79tMhfP8QWr1o8MCqa455BQMzgtx9ckaCiOe+2vEpeD/Ik9KVQvdX1oWXXeZ2WRpOaiC5YyMyVeD8YGfUzvb7W3i8g4P3SkYYefBs5nIMKvdUNeoehsgC8YT0h0oRXd0pIx7eSXeyTFFfrI4x2nxD7OzQYiZYxkVtnUaQOFJ10Ky1FwcRIflyFLz5Zs+4qrtve0cuIK3la9MWZP6tgYXhPqiLPlngsQYXqzDccwzYv5g8g9X0cxSlb9/8ShXAvvuedIkiaKcel2vC9fD5UaOFSxolIJMOzo+YpDwOxG3Iw7x3J7eTs14pop+qoVACOGSgV547yJFcDO/aQNms/fx45oGxK5cX3Lxv7GAk0/vnLpZW/EETuJpXh/QF/B1y9UNNtgP6VcpeF/RHyfO/Hbxm9s4fecdrS/tSkU7vW62eSUIQ8y8fItq89z8qexNkFB+rlVcaaIZWduFmIjze3PCXDpT3eHhCPzmMpK3//yh3zVw8dY0UGiNK59WTUY9I/GGKFmQBwwUV3nRgk+f8XLFMDe+abNuMhIZljpGm7b5IaLLTPSYtME1PsS9xFrosBxV88zzSN2Uc88yMmFc6sJaDhNBKP028lsSmgi6R/EXANCSagLwiSXFOLrBzzh5TY991h7m54VxURQy/s6Zx5Hdqvck8tdxvXW/eo52RgUABBFiatwSDD4/mzrTBm2vK7H8yu27WvrTEXCxlJwwPJZR/pADL9ZaCNVd8VUYcniKZoMzZYG6kYarJb9gZ/PzU+0ioxyzAYBhVLPFXBaep35p+Fskt1y5yU9Csatq/keZwWpYhtL1c0gRiTO/tDwUK35UdmcA0NpH3XxvfslbdJJByOcrAQeTubkt0mMZhQbVBuhDDC4ul2OAnPVXY+jWkyp6L7Heg51kkRsMIG61r6I5RSXcoLd3RzY3kfYRnewbHKtfaPTeeI+lYPr4UFvV3fGh2VQcOEKYRMLiqrnApLWfkgvy7+Hukl8jiyFPf6FuBvnOITIYiBSR84FuB11XmDDXYFv7HLqqBvMWiUd01iMHQeRwlx6efA3S9E3Ny57Mxe4knJedQD1U6VXy1x9CtJB7a8fs3w+nio2tDdYOQxf9cKqlTXw/U5k0ykBawjCsO17dQvmDJ9syGgkPjI6meGiHntccscauJXxoPC8unL4Cpnp8d6JIdUhXmIFSxrR12bt0T1xeO9AbA/bX5tyLtsUoOnaKx9dB34UOcsRmDCSNIY3yqOThFrljsCw6WuyA==",
        "X-Forefront-Antispam-Report": "CIP:216.228.118.233; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc7edge2.nvidia.com; CAT:NONE;\n SFS:(13230040)(376014)(36860700013)(1800799024)(82310400026); DIR:OUT;\n SFP:1101;",
        "X-OriginatorOrg": "Nvidia.com",
        "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "03 Jun 2025 20:46:58.6868 (UTC)",
        "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n f1229239-32a8-441f-7624-08dda2dfc8dd",
        "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a",
        "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.118.233];\n Helo=[mail.nvidia.com]",
        "X-MS-Exchange-CrossTenant-AuthSource": "\n CO1PEPF000044F6.namprd21.prod.outlook.com",
        "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous",
        "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem",
        "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "SN7PR12MB8820",
        "X-Mailman-Approved-At": "Wed, 04 Jun 2025 03:06:50 +0200",
        "X-BeenThere": "u-boot@lists.denx.de",
        "X-Mailman-Version": "2.1.39",
        "Precedence": "list",
        "List-Id": "U-Boot discussion <u-boot.lists.denx.de>",
        "List-Unsubscribe": "<https://lists.denx.de/options/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=unsubscribe>",
        "List-Archive": "<https://lists.denx.de/pipermail/u-boot/>",
        "List-Post": "<mailto:u-boot@lists.denx.de>",
        "List-Help": "<mailto:u-boot-request@lists.denx.de?subject=help>",
        "List-Subscribe": "<https://lists.denx.de/listinfo/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=subscribe>",
        "Errors-To": "u-boot-bounces@lists.denx.de",
        "Sender": "\"U-Boot\" <u-boot-bounces@lists.denx.de>",
        "X-Virus-Scanned": "clamav-milter 0.103.8 at phobos.denx.de",
        "X-Virus-Status": "Clean"
    },
    "content": "GB200 is an Aspeed 2600 based BMC+baseboard for NVIDIA's Blackwell GB200\nplatform\n\nReference to Ast2600 SOC [1].\nReference to Blackwell GB200NVL Platform [2].\n\nLink: https://www.aspeedtech.com/server_ast2600/ [1]\nLink: https://nvdam.widen.net/s/wwnsxrhm2w/blackwell-datasheet-3384703 [2]\n\nSigned-off-by: Donald Shannon <donalds@nvidia.com>\n---\n arch/arm/dts/Makefile                       |   1 +\n arch/arm/dts/ast2600-gb200-ut30b-nvidia.dts | 235 ++++++++++++++++++++\n 2 files changed, 236 insertions(+)\n create mode 100644 arch/arm/dts/ast2600-gb200-ut30b-nvidia.dts",
    "diff": "diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile\nindex dbb2fafc4f..92a529e8f5 100755\n--- a/arch/arm/dts/Makefile\n+++ b/arch/arm/dts/Makefile\n@@ -688,6 +688,7 @@ dtb-$(CONFIG_ARCH_ASPEED) += \\\n \tast2600-evb.dtb \\\n \tast2600-facebook.dtb \\\n \tast2600-fpga.dtb \\\n+\tast2600-gb200-ut30b-nvidia.dtb \\\n \tast2600-gb200nvl-bmc-nvidia.dtb \\\n \tast2600-greatlakes.dtb \\\n \tast2600-intel.dtb \\\ndiff --git a/arch/arm/dts/ast2600-gb200-ut30b-nvidia.dts b/arch/arm/dts/ast2600-gb200-ut30b-nvidia.dts\nnew file mode 100644\nindex 0000000000..c7d86de76b\n--- /dev/null\n+++ b/arch/arm/dts/ast2600-gb200-ut30b-nvidia.dts\n@@ -0,0 +1,235 @@\n+// SPDX-License-Identifier: GPL-2.0+\n+/dts-v1/;\n+\n+#include \"ast2600-u-boot.dtsi\"\n+\n+/ {\n+\tmodel = \"AST2600 GB200 UT3.0b BMC\";\n+\tcompatible = \"nvidia,gb200nvl-bmc\", \"aspeed,ast2600\";\n+\n+\tmemory {\n+\t\tdevice_type = \"memory\";\n+\t\treg = <0x80000000 0x40000000>;\n+\t};\n+\n+\tchosen {\n+\t\tstdout-path = &uart5;\n+\t};\n+\n+\taliases {\n+\t\tmmc0 = &emmc_slot0;\n+\t\tmmc1 = &sdhci_slot0;\n+\t\tmmc2 = &sdhci_slot1;\n+\t\tspi0 = &fmc;\n+\t\tspi1 = &spi1;\n+\t\tspi2 = &spi2;\n+\t\tethernet0 = &mac0;\n+\t\tethernet1 = &mac1;\n+\t\tethernet2 = &mac2;\n+\t\tethernet3 = &mac3;\n+\t};\n+\n+\tcpus {\n+\t\tcpu@0 {\n+\t\t\tclock-frequency = <800000000>;\n+\t\t};\n+\t\tcpu@1 {\n+\t\t\tclock-frequency = <800000000>;\n+\t\t};\n+\t};\n+};\n+\n+&uart5 {\n+\tu-boot,dm-pre-reloc;\n+\tstatus = \"okay\";\n+};\n+\n+&sdrammc {\n+\tclock-frequency = <400000000>;\n+};\n+\n+&wdt1 {\n+\tstatus = \"okay\";\n+};\n+\n+&wdt2 {\n+\tstatus = \"okay\";\n+};\n+\n+&wdt3 {\n+\tstatus = \"okay\";\n+};\n+\n+&mdio {\n+\tstatus = \"okay\";\n+\tpinctrl-names = \"default\";\n+\tpinctrl-0 = <&pinctrl_mdio1_default>;\n+\t#address-cells = <1>;\n+\t#size-cells = <0>;\n+\n+\tethphy0: ethernet-phy@0 {\n+\t\treg = <0>;\n+\t};\n+};\n+\n+&mac0 {\n+\tstatus = \"okay\";\n+\tphy-mode = \"rgmii-rxid\";\n+\tphy-handle = <&ethphy0>;\n+\tpinctrl-names = \"default\";\n+\tpinctrl-0 = <&pinctrl_rgmii1_default>;\n+};\n+\n+&fmc {\n+\tstatus = \"okay\";\n+\n+\tpinctrl-names = \"default\";\n+\tpinctrl-0 = <&pinctrl_fmcquad_default>;\n+\n+\tflash@0 {\n+\t\tcompatible = \"spi-flash\", \"sst,w25q256\";\n+\t\tstatus = \"okay\";\n+\t\tspi-max-frequency = <50000000>;\n+\t\tspi-tx-bus-width = <4>;\n+\t\tspi-rx-bus-width = <4>;\n+\t};\n+\n+\tflash@1 {\n+\t\tcompatible = \"spi-flash\", \"sst,w25q256\";\n+\t\tstatus = \"okay\";\n+\t\tspi-max-frequency = <50000000>;\n+\t\tspi-tx-bus-width = <4>;\n+\t\tspi-rx-bus-width = <4>;\n+\t};\n+\n+\tflash@2 {\n+\t\tcompatible = \"spi-flash\", \"sst,w25q256\";\n+\t\tstatus = \"okay\";\n+\t\tspi-max-frequency = <50000000>;\n+\t\tspi-tx-bus-width = <4>;\n+\t\tspi-rx-bus-width = <4>;\n+\t};\n+};\n+\n+&spi1 {\n+\tstatus = \"okay\";\n+\tpinctrl-names = \"default\";\n+\tpinctrl-0 = <&pinctrl_spi1_default &pinctrl_spi1abr_default\n+\t\t\t&pinctrl_spi1cs1_default &pinctrl_spi1wp_default\n+\t\t\t&pinctrl_spi1wp_default &pinctrl_spi1quad_default>;\n+\n+\tflash@0 {\n+\t\tcompatible = \"spi-flash\", \"sst,w25q256\";\n+\t\tstatus = \"okay\";\n+\t\tspi-max-frequency = <50000000>;\n+\t\tspi-tx-bus-width = <4>;\n+\t\tspi-rx-bus-width = <4>;\n+\t};\n+\n+\tflash@1 {\n+\t\tcompatible = \"spi-flash\", \"sst,w25q256\";\n+\t\tstatus = \"disabled\";\n+\t\tspi-max-frequency = <50000000>;\n+\t\tspi-tx-bus-width = <4>;\n+\t\tspi-rx-bus-width = <4>;\n+\t};\n+};\n+\n+&spi2 {\n+\tstatus = \"okay\";\n+\tpinctrl-names = \"default\";\n+\tpinctrl-0 = <&pinctrl_spi2_default &pinctrl_spi2cs1_default\n+\t\t\t&pinctrl_spi2cs2_default &pinctrl_spi2quad_default>;\n+\tnum-cs = <1>;\n+\tflash@0 {\n+\t\tcompatible = \"spi-flash\", \"sst,w25q256\";\n+\t\tstatus = \"okay\";\n+\t\tspi-max-frequency = <50000000>;\n+\t\tspi-tx-bus-width = <4>;\n+\t\tspi-rx-bus-width = <4>;\n+\t};\n+\n+};\n+\n+&i2c4 {\n+\tstatus = \"okay\";\n+\n+\tpinctrl-names = \"default\";\n+\tpinctrl-0 = <&pinctrl_i2c5_default>;\n+};\n+\n+&i2c5 {\n+\tstatus = \"okay\";\n+\n+\tpinctrl-names = \"default\";\n+\tpinctrl-0 = <&pinctrl_i2c6_default>;\n+};\n+\n+&i2c6 {\n+\tstatus = \"okay\";\n+\n+\tpinctrl-names = \"default\";\n+\tpinctrl-0 = <&pinctrl_i2c7_default>;\n+};\n+\n+&i2c7 {\n+\tstatus = \"okay\";\n+\n+\tpinctrl-names = \"default\";\n+\tpinctrl-0 = <&pinctrl_i2c8_default>;\n+};\n+\n+&i2c8 {\n+\tstatus = \"okay\";\n+\n+\tpinctrl-names = \"default\";\n+\tpinctrl-0 = <&pinctrl_i2c9_default>;\n+};\n+\n+&i2c10 {\n+\tstatus = \"okay\";\n+\n+\tpinctrl-names = \"default\";\n+\tpinctrl-0 = <&pinctrl_i2c11_default>;\n+};\n+\n+&pcie_phy1 {\n+\tstatus = \"okay\";\n+};\n+\n+&pcie_bridge {\n+\tstatus = \"okay\";\n+};\n+\n+&ehci1 {\n+\tstatus = \"okay\";\n+};\n+\n+&scu {\n+\tmac0-clk-delay = <0x10 0x0a\n+\t\t\t  0x10 0x10\n+\t\t\t  0x10 0x10>;\n+\tmac1-clk-delay = <0x10 0x0a\n+\t\t\t  0x10 0x10\n+\t\t\t  0x10 0x10>;\n+\tmac2-clk-delay = <0x08 0x04\n+\t\t\t  0x08 0x04\n+\t\t\t  0x08 0x04>;\n+\tmac3-clk-delay = <0x08 0x04\n+\t\t\t  0x08 0x04\n+\t\t\t  0x08 0x04>;\n+};\n+\n+&hace {\n+\tu-boot,dm-pre-reloc;\n+\tstatus = \"okay\";\n+};\n+\n+&acry {\n+\tu-boot,dm-pre-reloc;\n+\tstatus = \"okay\";\n+};\n+\n+&display_port {\n+\tstatus = \"okay\";\n+};\n",
    "prefixes": []
}