get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/2070371/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2070371,
    "url": "http://patchwork.ozlabs.org/api/patches/2070371/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20250409024343.2960757-1-maobibo@loongson.cn/",
    "project": {
        "id": 14,
        "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api",
        "name": "QEMU Development",
        "link_name": "qemu-devel",
        "list_id": "qemu-devel.nongnu.org",
        "list_email": "qemu-devel@nongnu.org",
        "web_url": "",
        "scm_url": "",
        "webscm_url": "",
        "list_archive_url": "",
        "list_archive_url_format": "",
        "commit_url_format": ""
    },
    "msgid": "<20250409024343.2960757-1-maobibo@loongson.cn>",
    "list_archive_url": null,
    "date": "2025-04-09T02:43:42",
    "name": "[v3,15/16] hw/intc/loongarch_pch: Set flexible memory access size with iomem region",
    "commit_ref": null,
    "pull_url": null,
    "state": "new",
    "archived": false,
    "hash": "10ce5b0197e63fb8c15b1f318a0ad8b7cf16ac7f",
    "submitter": {
        "id": 78914,
        "url": "http://patchwork.ozlabs.org/api/people/78914/?format=api",
        "name": "Bibo Mao",
        "email": "maobibo@loongson.cn"
    },
    "delegate": null,
    "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20250409024343.2960757-1-maobibo@loongson.cn/mbox/",
    "series": [
        {
            "id": 451861,
            "url": "http://patchwork.ozlabs.org/api/series/451861/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=451861",
            "date": "2025-04-09T02:37:00",
            "name": "hw/intc/loongarch_pch: Cleanup with memory region ops",
            "version": 3,
            "mbox": "http://patchwork.ozlabs.org/series/451861/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/patches/2070371/comments/",
    "check": "pending",
    "checks": "http://patchwork.ozlabs.org/api/patches/2070371/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>",
        "X-Original-To": "incoming@patchwork.ozlabs.org",
        "Delivered-To": "patchwork-incoming@legolas.ozlabs.org",
        "Authentication-Results": "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)",
        "Received": [
            "from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4ZXS2D53Psz1yJQ\n\tfor <incoming@patchwork.ozlabs.org>; Wed,  9 Apr 2025 12:44:04 +1000 (AEST)",
            "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1u2LPr-0007Ju-Q5; Tue, 08 Apr 2025 22:43:51 -0400",
            "from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <maobibo@loongson.cn>)\n id 1u2LPq-0007Jf-1y\n for qemu-devel@nongnu.org; Tue, 08 Apr 2025 22:43:50 -0400",
            "from mail.loongson.cn ([114.242.206.163])\n by eggs.gnu.org with esmtp (Exim 4.90_1)\n (envelope-from <maobibo@loongson.cn>) id 1u2LPn-0000I9-Ri\n for qemu-devel@nongnu.org; Tue, 08 Apr 2025 22:43:49 -0400",
            "from loongson.cn (unknown [10.2.10.34])\n by gateway (Coremail) with SMTP id _____8DxOGrg3vVn1LC1AA--.41918S3;\n Wed, 09 Apr 2025 10:43:44 +0800 (CST)",
            "from localhost.localdomain (unknown [10.2.10.34])\n by front1 (Coremail) with SMTP id qMiowMDxu8Tf3vVn1sZ1AA--.22064S2;\n Wed, 09 Apr 2025 10:43:44 +0800 (CST)"
        ],
        "From": "Bibo Mao <maobibo@loongson.cn>",
        "To": "Song Gao <gaosong@loongson.cn>",
        "Cc": "Jiaxun Yang <jiaxun.yang@flygoat.com>,\n\tqemu-devel@nongnu.org",
        "Subject": "[PATCH v3 15/16] hw/intc/loongarch_pch: Set flexible memory access\n size with iomem region",
        "Date": "Wed,  9 Apr 2025 10:43:42 +0800",
        "Message-Id": "<20250409024343.2960757-1-maobibo@loongson.cn>",
        "X-Mailer": "git-send-email 2.39.3",
        "In-Reply-To": "<20250409023711.2960618-1-maobibo@loongson.cn>",
        "References": "<20250409023711.2960618-1-maobibo@loongson.cn>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "X-CM-TRANSID": "qMiowMDxu8Tf3vVn1sZ1AA--.22064S2",
        "X-CM-SenderInfo": "xpdruxter6z05rqj20fqof0/",
        "X-Coremail-Antispam": "1Uk129KBj9xXoWrtF17GrWUtr13CFWkCF43twc_yoWkCrb_W3\n WfJas5uw4UJF1Yv39IqFyru3yrua1SqFna9F97Xr1fJayxJFy5Jw4rXryrZF4vq34rZ3Z5\n G3y8Zr90yr1jyosvyTuYvTs0mTUanT9S1TB71UUUUU7qnTZGkaVYY2UrUUUUj1kv1TuYvT\n s0mT0YCTnIWjqI5I8CrVACY4xI64kE6c02F40Ex7xfYxn0WfASr-VFAUDa7-sFnT9fnUUI\n cSsGvfJTRUUUb7xYFVCjjxCrM7AC8VAFwI0_Jr0_Gr1l1xkIjI8I6I8E6xAIw20EY4v20x\n vaj40_Wr0E3s1l1IIY67AEw4v_Jr0_Jr4l8cAvFVAK0II2c7xJM28CjxkF64kEwVA0rcxS\n w2x7M28EF7xvwVC0I7IYx2IY67AKxVW7JVWDJwA2z4x0Y4vE2Ix0cI8IcVCY1x0267AKxV\n WxJVW8Jr1l84ACjcxK6I8E87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_\n GcCE3s1le2I262IYc4CY6c8Ij28IcVAaY2xG8wAqjxCEc2xF0cIa020Ex4CE44I27wAqx4\n xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jw0_WrylYx0Ex4A2jsIE14v2\n 6r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvY0x0EwIxGrwCF04k20xvY0x0EwI\n xGrwCFx2IqxVCFs4IE7xkEbVWUJVW8JwC20s026c02F40E14v26r1j6r18MI8I3I0E7480\n Y4vE14v26r106r1rMI8E67AF67kF1VAFwI0_Jrv_JF1lIxkGc2Ij64vIr41lIxAIcVC0I7\n IYx2IY67AKxVW5JVW7JwCI42IY6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1lIxAIcVCF04k2\n 6cxKx2IYs7xG6r1j6r1xMIIF0xvEx4A2jsIE14v26r4j6F4UMIIF0xvEx4A2jsIEc7CjxV\n AFwI0_Gr0_Gr1UYxBIdaVFxhVjvjDU0xZFpf9x07j8CztUUUUU=",
        "Received-SPF": "pass client-ip=114.242.206.163;\n envelope-from=maobibo@loongson.cn;\n helo=mail.loongson.cn",
        "X-Spam_score_int": "-18",
        "X-Spam_score": "-1.9",
        "X-Spam_bar": "-",
        "X-Spam_report": "(-1.9 / 5.0 requ) BAYES_00=-1.9,\n RCVD_IN_VALIDITY_CERTIFIED_BLOCKED=0.001,\n RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,\n SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no",
        "X-Spam_action": "no action",
        "X-BeenThere": "qemu-devel@nongnu.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "<qemu-devel.nongnu.org>",
        "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>",
        "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>",
        "List-Post": "<mailto:qemu-devel@nongnu.org>",
        "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>",
        "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>",
        "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org",
        "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"
    },
    "content": "The original iomem region only supports 4 bytes access size, set it ok\nwith 1/2/4/8 bytes. Also unaligned memory access is not supported.\n\nSigned-off-by: Bibo Mao <maobibo@loongson.cn>\n---\n hw/intc/loongarch_pch_pic.c | 13 ++++++++++---\n 1 file changed, 10 insertions(+), 3 deletions(-)",
    "diff": "diff --git a/hw/intc/loongarch_pch_pic.c b/hw/intc/loongarch_pch_pic.c\nindex 92c7544168..903dd4abd7 100644\n--- a/hw/intc/loongarch_pch_pic.c\n+++ b/hw/intc/loongarch_pch_pic.c\n@@ -262,12 +262,19 @@ static const MemoryRegionOps loongarch_pch_pic_ops = {\n     .read = loongarch_pch_pic_read,\n     .write = loongarch_pch_pic_write,\n     .valid = {\n-        .min_access_size = 4,\n+        .min_access_size = 1,\n         .max_access_size = 8,\n+        /*\n+         * PCH PIC device would not work correctly if the guest was doing\n+         * unaligned access. This might not be a limitation on the real\n+         * device but in practice there is no reason for a guest to access\n+         * this device unaligned.\n+         */\n+        .unaligned = false,\n     },\n     .impl = {\n-        .min_access_size = 4,\n-        .max_access_size = 4,\n+        .min_access_size = 1,\n+        .max_access_size = 8,\n     },\n     .endianness = DEVICE_LITTLE_ENDIAN,\n };\n",
    "prefixes": [
        "v3",
        "15/16"
    ]
}