Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/1814129/?format=api
{ "id": 1814129, "url": "http://patchwork.ozlabs.org/api/patches/1814129/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/1690533192-22220-6-git-send-email-quic_srichara@quicinc.com/", "project": { "id": 42, "url": "http://patchwork.ozlabs.org/api/projects/42/?format=api", "name": "Linux GPIO development", "link_name": "linux-gpio", "list_id": "linux-gpio.vger.kernel.org", "list_email": "linux-gpio@vger.kernel.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<1690533192-22220-6-git-send-email-quic_srichara@quicinc.com>", "list_archive_url": null, "date": "2023-07-28T08:33:11", "name": "[V12,5/6] arm64: dts: Add ipq5018 SoC and rdp432-c2 board support", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "b4feaf67bd805b1aa2c61672f1ea36ffcec6f00c", "submitter": { "id": 84297, "url": "http://patchwork.ozlabs.org/api/people/84297/?format=api", "name": "Sricharan Ramabadhran", "email": "quic_srichara@quicinc.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/1690533192-22220-6-git-send-email-quic_srichara@quicinc.com/mbox/", "series": [ { "id": 366189, "url": "http://patchwork.ozlabs.org/api/series/366189/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=366189", "date": "2023-07-28T08:33:06", "name": "Add minimal boot support for IPQ5018", "version": 12, "mbox": "http://patchwork.ozlabs.org/series/366189/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/1814129/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/1814129/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<linux-gpio-owner@vger.kernel.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2620:137:e000::1:20; helo=out1.vger.email;\n envelope-from=linux-gpio-owner@vger.kernel.org; receiver=<UNKNOWN>)", "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=quicinc.com header.i=@quicinc.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=l9LKMdUI;\n\tdkim-atps=neutral" ], "Received": [ "from out1.vger.email (out1.vger.email [IPv6:2620:137:e000::1:20])\n\tby legolas.ozlabs.org (Postfix) with ESMTP id 4RC1CN6BpFz1yZb\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 28 Jul 2023 18:34:40 +1000 (AEST)", "(majordomo@vger.kernel.org) by vger.kernel.org via listexpand\n id S235035AbjG1Iej (ORCPT <rfc822;incoming@patchwork.ozlabs.org>);\n Fri, 28 Jul 2023 04:34:39 -0400", "from lindbergh.monkeyblade.net ([23.128.96.19]:35178 \"EHLO\n lindbergh.monkeyblade.net\" rhost-flags-OK-OK-OK-OK) by vger.kernel.org\n with ESMTP id S233849AbjG1IeW (ORCPT\n <rfc822;linux-gpio@vger.kernel.org>); Fri, 28 Jul 2023 04:34:22 -0400", "from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com\n [205.220.180.131])\n by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BF2F8118;\n Fri, 28 Jul 2023 01:34:20 -0700 (PDT)", "from pps.filterd (m0279868.ppops.net [127.0.0.1])\n by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id\n 36S80BiB015639;\n Fri, 28 Jul 2023 08:34:09 GMT", "from nalasppmta05.qualcomm.com (Global_NAT1.qualcomm.com\n [129.46.96.20])\n by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3s403vgynj-1\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256\n verify=NOT);\n Fri, 28 Jul 2023 08:34:09 +0000", "from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com\n [10.47.97.35])\n by NALASPPMTA05.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id\n 36S8Y7FU032742\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256\n verify=NOT);\n Fri, 28 Jul 2023 08:34:07 GMT", "from srichara-linux.qualcomm.com (10.80.80.8) by\n nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.1118.30; Fri, 28 Jul 2023 01:34:00 -0700" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com;\n h=from : to : cc :\n subject : date : message-id : in-reply-to : references : mime-version :\n content-type; s=qcppdkim1;\n bh=QJ/OlXW5X47doKg06XDaOMD1euBvJUzBi//2qmnc3VA=;\n b=l9LKMdUImQBxX86PlCv3RJ0fQY7TAPgjulnXRmUfVsoWFqoWhSdjMpTnAm8xA9zQf93d\n Dh0CkhTyMDFRlJagTnRsi8xAdFUWuYRzoYiCcAdj32ivgzqy+IkYDj4IPds53k0Ut1yp\n Vn+e8LTeMC6E9Uo/KjDPaJAcYDM24Bf4KFc58BHr1OSI99mlvd/bShHy2Ni8WXOwY75+\n aTDeKDP8ScKNiMymS98jhH/8VA8SG70Yl6OZpZJCKYXw2+VryXRQiX95YniAh0v9ZHXm\n huMhvJJx7XDTEvoI72QONuWRSBmw73ZFx+PhegQGiROw4GkTQ01Z5R3BqDeEQ6t32GD1 Dg==", "From": "Sricharan Ramabadhran <quic_srichara@quicinc.com>", "To": "<agross@kernel.org>, <andersson@kernel.org>,\n <konrad.dybcio@linaro.org>, <robh+dt@kernel.org>,\n <krzysztof.kozlowski+dt@linaro.org>, <mturquette@baylibre.com>,\n <sboyd@kernel.org>, <ulf.hansson@linaro.org>,\n <linus.walleij@linaro.org>, <catalin.marinas@arm.com>,\n <will@kernel.org>, <p.zabel@pengutronix.de>,\n <linux-arm-msm@vger.kernel.org>, <devicetree@vger.kernel.org>,\n <linux-kernel@vger.kernel.org>, <linux-mmc@vger.kernel.org>,\n <linux-gpio@vger.kernel.org>,\n <linux-arm-kernel@lists.infradead.org>, <robimarko@gmail.com>,\n <krzysztof.kozlowski@linaro.org>, <andy.shevchenko@gmail.com>", "CC": "<quic_srichara@quicinc.com>", "Subject": "[PATCH V12 5/6] arm64: dts: Add ipq5018 SoC and rdp432-c2 board\n support", "Date": "Fri, 28 Jul 2023 14:03:11 +0530", "Message-ID": "<1690533192-22220-6-git-send-email-quic_srichara@quicinc.com>", "X-Mailer": "git-send-email 2.7.4", "In-Reply-To": "<1690533192-22220-1-git-send-email-quic_srichara@quicinc.com>", "References": "<1690533192-22220-1-git-send-email-quic_srichara@quicinc.com>", "MIME-Version": "1.0", "Content-Type": "text/plain", "X-Originating-IP": "[10.80.80.8]", "X-ClientProxiedBy": "nasanex01a.na.qualcomm.com (10.52.223.231) To\n nalasex01c.na.qualcomm.com (10.47.97.35)", "X-QCInternal": "smtphost", "X-Proofpoint-Virus-Version": [ "vendor=nai engine=6200 definitions=5800\n signatures=585085", "vendor=baseguard\n engine=ICAP:2.0.254,Aquarius:18.0.957,Hydra:6.0.591,FMLib:17.11.176.26\n definitions=2023-07-27_10,2023-07-26_01,2023-05-22_02" ], "X-Proofpoint-GUID": "4rKNJ3_y6fKgN_Yf6eIS6ozeR6WnyWhd", "X-Proofpoint-ORIG-GUID": "4rKNJ3_y6fKgN_Yf6eIS6ozeR6WnyWhd", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n clxscore=1015 suspectscore=0\n priorityscore=1501 adultscore=0 impostorscore=0 phishscore=0\n mlxlogscore=999 mlxscore=0 malwarescore=0 lowpriorityscore=0 spamscore=0\n bulkscore=0 classifier=spam adjust=0 reason=mlx scancount=1\n engine=8.12.0-2306200000 definitions=main-2307280077", "X-Spam-Status": "No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,\n DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS,\n T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no\n version=3.4.6", "X-Spam-Checker-Version": "SpamAssassin 3.4.6 (2021-04-09) on\n lindbergh.monkeyblade.net", "Precedence": "bulk", "List-ID": "<linux-gpio.vger.kernel.org>", "X-Mailing-List": "linux-gpio@vger.kernel.org" }, "content": "Add initial device tree support for the Qualcomm IPQ5018 SoC and\nrdp432-c2 board.\n\nFew things like 'reboot' does not work because, couple of more 'SCM'\nAPIS are needed to clear some TrustZone settings. Those will be\nposted separately.\n\nReviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>\nCo-developed-by: Varadarajan Narayanan <quic_varada@quicinc.com>\nSigned-off-by: Varadarajan Narayanan <quic_varada@quicinc.com>\nCo-developed-by: Gokul Sriram Palanisamy <quic_gokulsri@quicinc.com>\nSigned-off-by: Gokul Sriram Palanisamy <quic_gokulsri@quicinc.com>\nSigned-off-by: Sricharan Ramabadhran <quic_srichara@quicinc.com>\n---\n [v12] Rebased on linux-next\n\n arch/arm64/boot/dts/qcom/Makefile | 1 +\n arch/arm64/boot/dts/qcom/ipq5018-rdp432-c2.dts | 72 +++++++\n arch/arm64/boot/dts/qcom/ipq5018.dtsi | 250 +++++++++++++++++++++++++\n 3 files changed, 323 insertions(+)\n create mode 100644 arch/arm64/boot/dts/qcom/ipq5018-rdp432-c2.dts\n create mode 100644 arch/arm64/boot/dts/qcom/ipq5018.dtsi", "diff": "diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/Makefile\nindex 337abc4c..6334e55 100644\n--- a/arch/arm64/boot/dts/qcom/Makefile\n+++ b/arch/arm64/boot/dts/qcom/Makefile\n@@ -4,6 +4,7 @@ dtb-$(CONFIG_ARCH_QCOM)\t+= apq8039-t2.dtb\n dtb-$(CONFIG_ARCH_QCOM)\t+= apq8094-sony-xperia-kitakami-karin_windy.dtb\n dtb-$(CONFIG_ARCH_QCOM)\t+= apq8096-db820c.dtb\n dtb-$(CONFIG_ARCH_QCOM)\t+= apq8096-ifc6640.dtb\n+dtb-$(CONFIG_ARCH_QCOM)\t+= ipq5018-rdp432-c2.dtb\n dtb-$(CONFIG_ARCH_QCOM)\t+= ipq5332-rdp441.dtb\n dtb-$(CONFIG_ARCH_QCOM)\t+= ipq5332-rdp442.dtb\n dtb-$(CONFIG_ARCH_QCOM)\t+= ipq5332-rdp468.dtb\ndiff --git a/arch/arm64/boot/dts/qcom/ipq5018-rdp432-c2.dts b/arch/arm64/boot/dts/qcom/ipq5018-rdp432-c2.dts\nnew file mode 100644\nindex 0000000..e636a1c\n--- /dev/null\n+++ b/arch/arm64/boot/dts/qcom/ipq5018-rdp432-c2.dts\n@@ -0,0 +1,72 @@\n+// SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause\n+/*\n+ * IPQ5018 MP03.1-C2 board device tree source\n+ *\n+ * Copyright (c) 2023 The Linux Foundation. All rights reserved.\n+ */\n+\n+/dts-v1/;\n+\n+#include \"ipq5018.dtsi\"\n+\n+/ {\n+\tmodel = \"Qualcomm Technologies, Inc. IPQ5018/AP-RDP432.1-C2\";\n+\tcompatible = \"qcom,ipq5018-rdp432-c2\", \"qcom,ipq5018\";\n+\n+\taliases {\n+\t\tserial0 = &blsp1_uart1;\n+\t};\n+\n+\tchosen {\n+\t\tstdout-path = \"serial0:115200n8\";\n+\t};\n+};\n+\n+&blsp1_uart1 {\n+\tpinctrl-0 = <&uart1_pins>;\n+\tpinctrl-names = \"default\";\n+\tstatus = \"okay\";\n+};\n+\n+&sdhc_1 {\n+\tpinctrl-0 = <&sdc_default_state>;\n+\tpinctrl-names = \"default\";\n+\tmmc-ddr-1_8v;\n+\tmmc-hs200-1_8v;\n+\tmax-frequency = <192000000>;\n+\tbus-width = <4>;\n+\tstatus = \"okay\";\n+};\n+\n+&sleep_clk {\n+\tclock-frequency = <32000>;\n+};\n+\n+&tlmm {\n+\tsdc_default_state: sdc-default-state {\n+\t\tclk-pins {\n+\t\t\tpins = \"gpio9\";\n+\t\t\tfunction = \"sdc1_clk\";\n+\t\t\tdrive-strength = <8>;\n+\t\t\tbias-disable;\n+\t\t};\n+\n+\t\tcmd-pins {\n+\t\t\tpins = \"gpio8\";\n+\t\t\tfunction = \"sdc1_cmd\";\n+\t\t\tdrive-strength = <8>;\n+\t\t\tbias-pull-up;\n+\t\t};\n+\n+\t\tdata-pins {\n+\t\t\tpins = \"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\";\n+\t\t\tfunction = \"sdc1_data\";\n+\t\t\tdrive-strength = <8>;\n+\t\t\tbias-disable;\n+\t\t};\n+\t};\n+};\n+\n+&xo_board_clk {\n+\tclock-frequency = <24000000>;\n+};\ndiff --git a/arch/arm64/boot/dts/qcom/ipq5018.dtsi b/arch/arm64/boot/dts/qcom/ipq5018.dtsi\nnew file mode 100644\nindex 0000000..9f13d2d\n--- /dev/null\n+++ b/arch/arm64/boot/dts/qcom/ipq5018.dtsi\n@@ -0,0 +1,250 @@\n+// SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause\n+/*\n+ * IPQ5018 SoC device tree source\n+ *\n+ * Copyright (c) 2023 The Linux Foundation. All rights reserved.\n+ */\n+\n+#include <dt-bindings/interrupt-controller/arm-gic.h>\n+#include <dt-bindings/clock/qcom,gcc-ipq5018.h>\n+#include <dt-bindings/reset/qcom,gcc-ipq5018.h>\n+\n+/ {\n+\tinterrupt-parent = <&intc>;\n+\t#address-cells = <2>;\n+\t#size-cells = <2>;\n+\n+\tclocks {\n+\t\tsleep_clk: sleep-clk {\n+\t\t\tcompatible = \"fixed-clock\";\n+\t\t\t#clock-cells = <0>;\n+\t\t};\n+\n+\t\txo_board_clk: xo-board-clk {\n+\t\t\tcompatible = \"fixed-clock\";\n+\t\t\t#clock-cells = <0>;\n+\t\t};\n+\t};\n+\n+\tcpus {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\n+\t\tCPU0: cpu@0 {\n+\t\t\tdevice_type = \"cpu\";\n+\t\t\tcompatible = \"arm,cortex-a53\";\n+\t\t\treg = <0x0>;\n+\t\t\tenable-method = \"psci\";\n+\t\t\tnext-level-cache = <&L2_0>;\n+\t\t};\n+\n+\t\tCPU1: cpu@1 {\n+\t\t\tdevice_type = \"cpu\";\n+\t\t\tcompatible = \"arm,cortex-a53\";\n+\t\t\treg = <0x1>;\n+\t\t\tenable-method = \"psci\";\n+\t\t\tnext-level-cache = <&L2_0>;\n+\t\t};\n+\n+\t\tL2_0: l2-cache {\n+\t\t\tcompatible = \"cache\";\n+\t\t\tcache-level = <2>;\n+\t\t\tcache-size = <0x80000>;\n+\t\t\tcache-unified;\n+\t\t};\n+\t};\n+\n+\tfirmware {\n+\t\tscm {\n+\t\t\tcompatible = \"qcom,scm-ipq5018\", \"qcom,scm\";\n+\t\t};\n+\t};\n+\n+\tmemory@40000000 {\n+\t\tdevice_type = \"memory\";\n+\t\t/* We expect the bootloader to fill in the size */\n+\t\treg = <0x0 0x40000000 0x0 0x0>;\n+\t};\n+\n+\tpmu {\n+\t\tcompatible = \"arm,cortex-a53-pmu\";\n+\t\tinterrupts = <GIC_PPI 7 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;\n+\t};\n+\n+\tpsci {\n+\t\tcompatible = \"arm,psci-1.0\";\n+\t\tmethod = \"smc\";\n+\t};\n+\n+\treserved-memory {\n+\t\t#address-cells = <2>;\n+\t\t#size-cells = <2>;\n+\t\tranges;\n+\n+\t\ttz_region: tz@4ac00000 {\n+\t\t\treg = <0x0 0x4ac00000 0x0 0x200000>;\n+\t\t\tno-map;\n+\t\t};\n+\t};\n+\n+\tsoc: soc@0 {\n+\t\tcompatible = \"simple-bus\";\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <1>;\n+\t\tranges = <0 0 0 0xffffffff>;\n+\n+\t\ttlmm: pinctrl@1000000 {\n+\t\t\tcompatible = \"qcom,ipq5018-tlmm\";\n+\t\t\treg = <0x01000000 0x300000>;\n+\t\t\tinterrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\tgpio-controller;\n+\t\t\t#gpio-cells = <2>;\n+\t\t\tgpio-ranges = <&tlmm 0 0 47>;\n+\t\t\tinterrupt-controller;\n+\t\t\t#interrupt-cells = <2>;\n+\n+\t\t\tuart1_pins: uart1-state {\n+\t\t\t\tpins = \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\";\n+\t\t\t\tfunction = \"blsp1_uart1\";\n+\t\t\t\tdrive-strength = <8>;\n+\t\t\t\tbias-pull-down;\n+\t\t\t};\n+\t\t};\n+\n+\t\tgcc: clock-controller@1800000 {\n+\t\t\tcompatible = \"qcom,gcc-ipq5018\";\n+\t\t\treg = <0x01800000 0x80000>;\n+\t\t\tclocks = <&xo_board_clk>,\n+\t\t\t\t <&sleep_clk>,\n+\t\t\t\t <0>,\n+\t\t\t\t <0>,\n+\t\t\t\t <0>,\n+\t\t\t\t <0>,\n+\t\t\t\t <0>,\n+\t\t\t\t <0>,\n+\t\t\t\t <0>;\n+\t\t\t#clock-cells = <1>;\n+\t\t\t#reset-cells = <1>;\n+\t\t\t#power-domain-cells = <1>;\n+\t\t};\n+\n+\t\tsdhc_1: mmc@7804000 {\n+\t\t\tcompatible = \"qcom,ipq5018-sdhci\", \"qcom,sdhci-msm-v5\";\n+\t\t\treg = <0x7804000 0x1000>;\n+\t\t\treg-names = \"hc\";\n+\n+\t\t\tinterrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,\n+\t\t\t\t <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\tinterrupt-names = \"hc_irq\", \"pwr_irq\";\n+\n+\t\t\tclocks = <&gcc GCC_SDCC1_AHB_CLK>,\n+\t\t\t\t <&gcc GCC_SDCC1_APPS_CLK>,\n+\t\t\t\t <&xo_board_clk>;\n+\t\t\tclock-names = \"iface\", \"core\", \"xo\";\n+\t\t\tnon-removable;\n+\t\t\tstatus = \"disabled\";\n+\t\t};\n+\n+\t\tblsp1_uart1: serial@78af000 {\n+\t\t\tcompatible = \"qcom,msm-uartdm-v1.4\", \"qcom,msm-uartdm\";\n+\t\t\treg = <0x078af000 0x200>;\n+\t\t\tinterrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\tclocks = <&gcc GCC_BLSP1_UART1_APPS_CLK>,\n+\t\t\t\t <&gcc GCC_BLSP1_AHB_CLK>;\n+\t\t\tclock-names = \"core\", \"iface\";\n+\t\t\tstatus = \"disabled\";\n+\t\t};\n+\n+\t\tintc: interrupt-controller@b000000 {\n+\t\t\tcompatible = \"qcom,msm-qgic2\";\n+\t\t\treg = <0x0b000000 0x1000>, /* GICD */\n+\t\t\t <0x0b002000 0x2000>, /* GICC */\n+\t\t\t <0x0b001000 0x1000>, /* GICH */\n+\t\t\t <0x0b004000 0x2000>; /* GICV */\n+\t\t\tinterrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;\n+\t\t\tinterrupt-controller;\n+\t\t\t#interrupt-cells = <3>;\n+\t\t\t#address-cells = <1>;\n+\t\t\t#size-cells = <1>;\n+\t\t\tranges = <0 0x0b00a000 0x1ffa>;\n+\n+\t\t\tv2m0: v2m@0 {\n+\t\t\t\tcompatible = \"arm,gic-v2m-frame\";\n+\t\t\t\treg = <0x00000000 0xff8>;\n+\t\t\t\tmsi-controller;\n+\t\t\t};\n+\n+\t\t\tv2m1: v2m@1000 {\n+\t\t\t\tcompatible = \"arm,gic-v2m-frame\";\n+\t\t\t\treg = <0x00001000 0xff8>;\n+\t\t\t\tmsi-controller;\n+\t\t\t};\n+\t\t};\n+\n+\t\ttimer@b120000 {\n+\t\t\tcompatible = \"arm,armv7-timer-mem\";\n+\t\t\treg = <0x0b120000 0x1000>;\n+\t\t\t#address-cells = <1>;\n+\t\t\t#size-cells = <1>;\n+\t\t\tranges;\n+\n+\t\t\tframe@b120000 {\n+\t\t\t\treg = <0x0b121000 0x1000>,\n+\t\t\t\t <0x0b122000 0x1000>;\n+\t\t\t\tinterrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,\n+\t\t\t\t\t <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\tframe-number = <0>;\n+\t\t\t};\n+\n+\t\t\tframe@b123000 {\n+\t\t\t\treg = <0xb123000 0x1000>;\n+\t\t\t\tinterrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\tframe-number = <1>;\n+\t\t\t\tstatus = \"disabled\";\n+\t\t\t};\n+\n+\t\t\tframe@b124000 {\n+\t\t\t\tframe-number = <2>;\n+\t\t\t\tinterrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\treg = <0x0b124000 0x1000>;\n+\t\t\t\tstatus = \"disabled\";\n+\t\t\t};\n+\n+\t\t\tframe@b125000 {\n+\t\t\t\treg = <0x0b125000 0x1000>;\n+\t\t\t\tinterrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\tframe-number = <3>;\n+\t\t\t\tstatus = \"disabled\";\n+\t\t\t};\n+\n+\t\t\tframe@b126000 {\n+\t\t\t\treg = <0x0b126000 0x1000>;\n+\t\t\t\tinterrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\tframe-number = <4>;\n+\t\t\t\tstatus = \"disabled\";\n+\t\t\t};\n+\n+\t\t\tframe@b127000 {\n+\t\t\t\treg = <0x0b127000 0x1000>;\n+\t\t\t\tinterrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\tframe-number = <5>;\n+\t\t\t\tstatus = \"disabled\";\n+\t\t\t};\n+\n+\t\t\tframe@b128000 {\n+\t\t\t\treg = <0x0b128000 0x1000>;\n+\t\t\t\tinterrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\tframe-number = <6>;\n+\t\t\t\tstatus = \"disabled\";\n+\t\t\t};\n+\t\t};\n+\t};\n+\n+\ttimer {\n+\t\tcompatible = \"arm,armv8-timer\";\n+\t\tinterrupts = <GIC_PPI 2 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,\n+\t\t\t <GIC_PPI 3 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,\n+\t\t\t <GIC_PPI 4 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,\n+\t\t\t <GIC_PPI 1 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;\n+\t};\n+};\n", "prefixes": [ "V12", "5/6" ] }