Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/1761710/?format=api
{ "id": 1761710, "url": "http://patchwork.ozlabs.org/api/patches/1761710/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20230327132718.573-4-quic_devipriy@quicinc.com/", "project": { "id": 42, "url": "http://patchwork.ozlabs.org/api/projects/42/?format=api", "name": "Linux GPIO development", "link_name": "linux-gpio", "list_id": "linux-gpio.vger.kernel.org", "list_email": "linux-gpio@vger.kernel.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20230327132718.573-4-quic_devipriy@quicinc.com>", "list_archive_url": null, "date": "2023-03-27T13:27:17", "name": "[V10,3/4] arm64: dts: qcom: Add support for ipq9574 SoC and RDP433 variant", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "84cc32d386d3db2ac20a38d2cbe62275240cc112", "submitter": { "id": 85567, "url": "http://patchwork.ozlabs.org/api/people/85567/?format=api", "name": "Devi Priya", "email": "quic_devipriy@quicinc.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20230327132718.573-4-quic_devipriy@quicinc.com/mbox/", "series": [ { "id": 348168, "url": "http://patchwork.ozlabs.org/api/series/348168/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=348168", "date": "2023-03-27T13:27:14", "name": "Add minimal boot support for IPQ9574", "version": 10, "mbox": "http://patchwork.ozlabs.org/series/348168/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/1761710/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/1761710/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<linux-gpio-owner@vger.kernel.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2620:137:e000::1:20; helo=out1.vger.email;\n envelope-from=linux-gpio-owner@vger.kernel.org; receiver=<UNKNOWN>)", "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=quicinc.com header.i=@quicinc.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=UzK6D0Sb;\n\tdkim-atps=neutral" ], "Received": [ "from out1.vger.email (out1.vger.email [IPv6:2620:137:e000::1:20])\n\tby legolas.ozlabs.org (Postfix) with ESMTP id 4PlYYh4F3gz1yYf\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 28 Mar 2023 00:28:56 +1100 (AEDT)", "(majordomo@vger.kernel.org) by vger.kernel.org via listexpand\n id S232467AbjC0N2y (ORCPT <rfc822;incoming@patchwork.ozlabs.org>);\n Mon, 27 Mar 2023 09:28:54 -0400", "from lindbergh.monkeyblade.net ([23.128.96.19]:46912 \"EHLO\n lindbergh.monkeyblade.net\" rhost-flags-OK-OK-OK-OK) by vger.kernel.org\n with ESMTP id S232520AbjC0N2g (ORCPT\n <rfc822;linux-gpio@vger.kernel.org>); Mon, 27 Mar 2023 09:28:36 -0400", "from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com\n [205.220.168.131])\n by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5A54255AC;\n Mon, 27 Mar 2023 06:28:34 -0700 (PDT)", "from pps.filterd (m0279866.ppops.net [127.0.0.1])\n by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id\n 32RDN3s1029661;\n Mon, 27 Mar 2023 13:28:15 GMT", "from nalasppmta04.qualcomm.com (Global_NAT1.qualcomm.com\n [129.46.96.20])\n by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3pkbyw80bs-1\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256\n verify=NOT);\n Mon, 27 Mar 2023 13:28:14 +0000", "from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com\n [10.47.209.196])\n by NALASPPMTA04.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id\n 32RDSEaX007952\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256\n verify=NOT);\n Mon, 27 Mar 2023 13:28:14 GMT", "from devipriy-linux.qualcomm.com (10.80.80.8) by\n nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.986.41; Mon, 27 Mar 2023 06:28:05 -0700" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com;\n h=from : to : cc :\n subject : date : message-id : in-reply-to : references : mime-version :\n content-type; s=qcppdkim1;\n bh=iCFnmdBXe6obaHNL1sHCzkfOfhqKmECsSi5XMfdE8qc=;\n b=UzK6D0SbwA8VsQtcG1skOOjwZ4kQHwt2Xr4MG8kOZx2dK9wQOjHALn7rcsHHlJDNZezF\n pQExqlRZFIUMw2A28KOGhQXddFom0SkUimb7FXYMDEsnIsv26WZfmQlLM6Sp+7eszGIO\n UVsJM6AX4tf4jIBMS/qN9d+HVm4vI0C0hrAp4EZP/ISBZkGcMOEej2yL2RPe/0lSmIDQ\n Z+a0zJa+j3LWnFxST9kkiLJuJo5aFPQWwVGkX309a2ON2P0CEMKPTtkCRB6gkjJnpXEo\n ysSS57taR7ABV6uTx9Vxy8uTivlIf4j1T0Xbl0n1jxa5F4Dq3WhvGr9ctGUma2/IA7QV vA==", "From": "Devi Priya <quic_devipriy@quicinc.com>", "To": "<agross@kernel.org>, <andersson@kernel.org>,\n <konrad.dybcio@linaro.org>, <robh+dt@kernel.org>,\n <krzysztof.kozlowski+dt@linaro.org>, <mturquette@baylibre.com>,\n <sboyd@kernel.org>, <linus.walleij@linaro.org>,\n <catalin.marinas@arm.com>, <will@kernel.org>,\n <p.zabel@pengutronix.de>, <shawnguo@kernel.org>, <arnd@arndb.de>,\n <marcel.ziswiler@toradex.com>, <dmitry.baryshkov@linaro.org>,\n <nfraprado@collabora.com>, <broonie@kernel.org>,\n <linux-arm-msm@vger.kernel.org>, <devicetree@vger.kernel.org>,\n <linux-kernel@vger.kernel.org>, <linux-clk@vger.kernel.org>,\n <linux-gpio@vger.kernel.org>,\n <linux-arm-kernel@lists.infradead.org>", "CC": "<quic_srichara@quicinc.com>, <quic_gokulsri@quicinc.com>,\n <quic_sjaganat@quicinc.com>, <quic_kathirav@quicinc.com>,\n <quic_arajkuma@quicinc.com>, <quic_anusha@quicinc.com>,\n <quic_poovendh@quicinc.com>", "Subject": "[PATCH V10 3/4] arm64: dts: qcom: Add support for ipq9574 SoC and\n RDP433 variant", "Date": "Mon, 27 Mar 2023 18:57:17 +0530", "Message-ID": "<20230327132718.573-4-quic_devipriy@quicinc.com>", "X-Mailer": "git-send-email 2.17.1", "In-Reply-To": "<20230327132718.573-1-quic_devipriy@quicinc.com>", "References": "<20230327132718.573-1-quic_devipriy@quicinc.com>", "MIME-Version": "1.0", "Content-Type": "text/plain", "X-Originating-IP": "[10.80.80.8]", "X-ClientProxiedBy": "nasanex01a.na.qualcomm.com (10.52.223.231) To\n nalasex01a.na.qualcomm.com (10.47.209.196)", "X-QCInternal": "smtphost", "X-Proofpoint-Virus-Version": [ "vendor=nai engine=6200 definitions=5800\n signatures=585085", "vendor=baseguard\n engine=ICAP:2.0.254,Aquarius:18.0.942,Hydra:6.0.573,FMLib:17.11.170.22\n definitions=2023-03-24_11,2023-03-27_01,2023-02-09_01" ], "X-Proofpoint-GUID": "uwHmBbS17KzORib9rz8bZgHS6mGc0kDs", "X-Proofpoint-ORIG-GUID": "uwHmBbS17KzORib9rz8bZgHS6mGc0kDs", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n mlxscore=0 suspectscore=0\n adultscore=0 priorityscore=1501 mlxlogscore=999 spamscore=0 malwarescore=0\n impostorscore=0 bulkscore=0 lowpriorityscore=0 clxscore=1015 phishscore=0\n classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2303200000\n definitions=main-2303270105", "X-Spam-Status": "No, score=-0.9 required=5.0 tests=DKIM_SIGNED,DKIM_VALID,\n DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_LOW,SPF_HELO_NONE,SPF_PASS\n autolearn=unavailable autolearn_force=no version=3.4.6", "X-Spam-Checker-Version": "SpamAssassin 3.4.6 (2021-04-09) on\n lindbergh.monkeyblade.net", "Precedence": "bulk", "List-ID": "<linux-gpio.vger.kernel.org>", "X-Mailing-List": "linux-gpio@vger.kernel.org" }, "content": "Add initial device tree support for Qualcomm IPQ9574 SoC and\nReference Design Platform(RDP) 433 which is based on IPQ9574\nfamily of SoCs\n\nCo-developed-by: Anusha Rao <quic_anusha@quicinc.com>\nSigned-off-by: Anusha Rao <quic_anusha@quicinc.com>\nCo-developed-by: Poovendhan Selvaraj <quic_poovendh@quicinc.com>\nSigned-off-by: Poovendhan Selvaraj <quic_poovendh@quicinc.com>\nSigned-off-by: Devi Priya <quic_devipriy@quicinc.com>\n---\n Changes in V10:\n\t- Renamed the Board Device Tree Source to use the RDP numbers\n\t- Updated the Makefile, subject and commit message accordingly\n\n arch/arm64/boot/dts/qcom/Makefile | 1 +\n arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts | 84 ++++++\n arch/arm64/boot/dts/qcom/ipq9574.dtsi | 270 ++++++++++++++++++++\n 3 files changed, 355 insertions(+)\n create mode 100644 arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts\n create mode 100644 arch/arm64/boot/dts/qcom/ipq9574.dtsi", "diff": "diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/Makefile\nindex 1a29403400b7..52f1f92c5195 100644\n--- a/arch/arm64/boot/dts/qcom/Makefile\n+++ b/arch/arm64/boot/dts/qcom/Makefile\n@@ -8,6 +8,7 @@ dtb-$(CONFIG_ARCH_QCOM)\t+= ipq6018-cp01-c1.dtb\n dtb-$(CONFIG_ARCH_QCOM)\t+= ipq8074-hk01.dtb\n dtb-$(CONFIG_ARCH_QCOM)\t+= ipq8074-hk10-c1.dtb\n dtb-$(CONFIG_ARCH_QCOM)\t+= ipq8074-hk10-c2.dtb\n+dtb-$(CONFIG_ARCH_QCOM)\t+= ipq9574-rdp433.dtb\n dtb-$(CONFIG_ARCH_QCOM)\t+= msm8916-acer-a1-724.dtb\n dtb-$(CONFIG_ARCH_QCOM)\t+= msm8916-alcatel-idol347.dtb\n dtb-$(CONFIG_ARCH_QCOM)\t+= msm8916-asus-z00l.dtb\ndiff --git a/arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts b/arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts\nnew file mode 100644\nindex 000000000000..2ce8e09e7565\n--- /dev/null\n+++ b/arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts\n@@ -0,0 +1,84 @@\n+// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)\n+/*\n+ * IPQ9574 RDP433 board device tree source\n+ *\n+ * Copyright (c) 2020-2021 The Linux Foundation. All rights reserved.\n+ * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved.\n+ */\n+\n+/dts-v1/;\n+\n+#include \"ipq9574.dtsi\"\n+\n+/ {\n+\tmodel = \"Qualcomm Technologies, Inc. IPQ9574/AP-AL02-C7\";\n+\tcompatible = \"qcom,ipq9574-ap-al02-c7\", \"qcom,ipq9574\";\n+\n+\taliases {\n+\t\tserial0 = &blsp1_uart2;\n+\t};\n+\n+\tchosen {\n+\t\tstdout-path = \"serial0:115200n8\";\n+\t};\n+};\n+\n+&blsp1_uart2 {\n+\tpinctrl-0 = <&uart2_pins>;\n+\tpinctrl-names = \"default\";\n+\tstatus = \"okay\";\n+};\n+\n+&sdhc_1 {\n+\tpinctrl-0 = <&sdc_default_state>;\n+\tpinctrl-names = \"default\";\n+\tmmc-ddr-1_8v;\n+\tmmc-hs200-1_8v;\n+\tmmc-hs400-1_8v;\n+\tmmc-hs400-enhanced-strobe;\n+\tmax-frequency = <384000000>;\n+\tbus-width = <8>;\n+\tstatus = \"okay\";\n+};\n+\n+&sleep_clk {\n+\tclock-frequency = <32000>;\n+};\n+\n+&tlmm {\n+\tsdc_default_state: sdc-default-state {\n+\t\tclk-pins {\n+\t\t\tpins = \"gpio5\";\n+\t\t\tfunction = \"sdc_clk\";\n+\t\t\tdrive-strength = <8>;\n+\t\t\tbias-disable;\n+\t\t};\n+\n+\t\tcmd-pins {\n+\t\t\tpins = \"gpio4\";\n+\t\t\tfunction = \"sdc_cmd\";\n+\t\t\tdrive-strength = <8>;\n+\t\t\tbias-pull-up;\n+\t\t};\n+\n+\t\tdata-pins {\n+\t\t\tpins = \"gpio0\", \"gpio1\", \"gpio2\",\n+\t\t\t \"gpio3\", \"gpio6\", \"gpio7\",\n+\t\t\t \"gpio8\", \"gpio9\";\n+\t\t\tfunction = \"sdc_data\";\n+\t\t\tdrive-strength = <8>;\n+\t\t\tbias-pull-up;\n+\t\t};\n+\n+\t\trclk-pins {\n+\t\t\tpins = \"gpio10\";\n+\t\t\tfunction = \"sdc_rclk\";\n+\t\t\tdrive-strength = <8>;\n+\t\t\tbias-pull-down;\n+\t\t};\n+\t};\n+};\n+\n+&xo_board_clk {\n+\tclock-frequency = <24000000>;\n+};\ndiff --git a/arch/arm64/boot/dts/qcom/ipq9574.dtsi b/arch/arm64/boot/dts/qcom/ipq9574.dtsi\nnew file mode 100644\nindex 000000000000..3bb7435f5e7f\n--- /dev/null\n+++ b/arch/arm64/boot/dts/qcom/ipq9574.dtsi\n@@ -0,0 +1,270 @@\n+// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)\n+/*\n+ * IPQ9574 SoC device tree source\n+ *\n+ * Copyright (c) 2020-2021 The Linux Foundation. All rights reserved.\n+ * Copyright (c) 2023, Qualcomm Innovation Center, Inc. All rights reserved.\n+ */\n+\n+#include <dt-bindings/interrupt-controller/arm-gic.h>\n+#include <dt-bindings/clock/qcom,ipq9574-gcc.h>\n+#include <dt-bindings/reset/qcom,ipq9574-gcc.h>\n+\n+/ {\n+\tinterrupt-parent = <&intc>;\n+\t#address-cells = <2>;\n+\t#size-cells = <2>;\n+\n+\tclocks {\n+\t\tbias_pll_ubi_nc_clk: bias-pll-ubi-nc-clk {\n+\t\t\tcompatible = \"fixed-clock\";\n+\t\t\tclock-frequency = <353000000>;\n+\t\t\t#clock-cells = <0>;\n+\t\t};\n+\n+\t\tsleep_clk: sleep-clk {\n+\t\t\tcompatible = \"fixed-clock\";\n+\t\t\t#clock-cells = <0>;\n+\t\t};\n+\n+\t\txo_board_clk: xo-board-clk {\n+\t\t\tcompatible = \"fixed-clock\";\n+\t\t\t#clock-cells = <0>;\n+\t\t};\n+\t};\n+\n+\tcpus {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\n+\t\tCPU0: cpu@0 {\n+\t\t\tdevice_type = \"cpu\";\n+\t\t\tcompatible = \"arm,cortex-a73\";\n+\t\t\treg = <0x0>;\n+\t\t\tenable-method = \"psci\";\n+\t\t\tnext-level-cache = <&L2_0>;\n+\t\t};\n+\n+\t\tCPU1: cpu@1 {\n+\t\t\tdevice_type = \"cpu\";\n+\t\t\tcompatible = \"arm,cortex-a73\";\n+\t\t\treg = <0x1>;\n+\t\t\tenable-method = \"psci\";\n+\t\t\tnext-level-cache = <&L2_0>;\n+\t\t};\n+\n+\t\tCPU2: cpu@2 {\n+\t\t\tdevice_type = \"cpu\";\n+\t\t\tcompatible = \"arm,cortex-a73\";\n+\t\t\treg = <0x2>;\n+\t\t\tenable-method = \"psci\";\n+\t\t\tnext-level-cache = <&L2_0>;\n+\t\t};\n+\n+\t\tCPU3: cpu@3 {\n+\t\t\tdevice_type = \"cpu\";\n+\t\t\tcompatible = \"arm,cortex-a73\";\n+\t\t\treg = <0x3>;\n+\t\t\tenable-method = \"psci\";\n+\t\t\tnext-level-cache = <&L2_0>;\n+\t\t};\n+\n+\t\tL2_0: l2-cache {\n+\t\t\tcompatible = \"cache\";\n+\t\t\tcache-level = <2>;\n+\t\t};\n+\t};\n+\n+\tmemory@40000000 {\n+\t\tdevice_type = \"memory\";\n+\t\t/* We expect the bootloader to fill in the size */\n+\t\treg = <0x0 0x40000000 0x0 0x0>;\n+\t};\n+\n+\tpmu {\n+\t\tcompatible = \"arm,cortex-a73-pmu\";\n+\t\tinterrupts = <GIC_PPI 7 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;\n+\t};\n+\n+\tpsci {\n+\t\tcompatible = \"arm,psci-1.0\";\n+\t\tmethod = \"smc\";\n+\t};\n+\n+\treserved-memory {\n+\t\t#address-cells = <2>;\n+\t\t#size-cells = <2>;\n+\t\tranges;\n+\n+\t\ttz_region: tz@4a600000 {\n+\t\t\treg = <0x0 0x4a600000 0x0 0x400000>;\n+\t\t\tno-map;\n+\t\t};\n+\t};\n+\n+\tsoc: soc@0 {\n+\t\tcompatible = \"simple-bus\";\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <1>;\n+\t\tranges = <0 0 0 0xffffffff>;\n+\n+\t\ttlmm: pinctrl@1000000 {\n+\t\t\tcompatible = \"qcom,ipq9574-tlmm\";\n+\t\t\treg = <0x01000000 0x300000>;\n+\t\t\tinterrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\tgpio-controller;\n+\t\t\t#gpio-cells = <2>;\n+\t\t\tgpio-ranges = <&tlmm 0 0 65>;\n+\t\t\tinterrupt-controller;\n+\t\t\t#interrupt-cells = <2>;\n+\n+\t\t\tuart2_pins: uart2-state {\n+\t\t\t\tpins = \"gpio34\", \"gpio35\";\n+\t\t\t\tfunction = \"blsp2_uart\";\n+\t\t\t\tdrive-strength = <8>;\n+\t\t\t\tbias-disable;\n+\t\t\t};\n+\t\t};\n+\n+\t\tgcc: clock-controller@1800000 {\n+\t\t\tcompatible = \"qcom,ipq9574-gcc\";\n+\t\t\treg = <0x01800000 0x80000>;\n+\t\t\tclocks = <&xo_board_clk>,\n+\t\t\t\t <&sleep_clk>,\n+\t\t\t\t <&bias_pll_ubi_nc_clk>,\n+\t\t\t\t <0>,\n+\t\t\t\t <0>,\n+\t\t\t\t <0>,\n+\t\t\t\t <0>,\n+\t\t\t\t <0>;\n+\t\t\t#clock-cells = <1>;\n+\t\t\t#reset-cells = <1>;\n+\t\t\t#power-domain-cells = <1>;\n+\t\t};\n+\n+\t\tsdhc_1: mmc@7804000 {\n+\t\t\tcompatible = \"qcom,ipq9574-sdhci\", \"qcom,sdhci-msm-v5\";\n+\t\t\treg = <0x07804000 0x1000>, <0x07805000 0x1000>;\n+\t\t\treg-names = \"hc\", \"cqhci\";\n+\n+\t\t\tinterrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,\n+\t\t\t\t <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\tinterrupt-names = \"hc_irq\", \"pwr_irq\";\n+\n+\t\t\tclocks = <&gcc GCC_SDCC1_AHB_CLK>,\n+\t\t\t\t <&gcc GCC_SDCC1_APPS_CLK>,\n+\t\t\t\t <&xo_board_clk>;\n+\t\t\tclock-names = \"iface\", \"core\", \"xo\";\n+\t\t\tnon-removable;\n+\t\t\tstatus = \"disabled\";\n+\t\t};\n+\n+\t\tblsp1_uart2: serial@78b1000 {\n+\t\t\tcompatible = \"qcom,msm-uartdm-v1.4\", \"qcom,msm-uartdm\";\n+\t\t\treg = <0x078b1000 0x200>;\n+\t\t\tinterrupts = <GIC_SPI 306 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\tclocks = <&gcc GCC_BLSP1_UART3_APPS_CLK>,\n+\t\t\t\t <&gcc GCC_BLSP1_AHB_CLK>;\n+\t\t\tclock-names = \"core\", \"iface\";\n+\t\t\tstatus = \"disabled\";\n+\t\t};\n+\n+\t\tintc: interrupt-controller@b000000 {\n+\t\t\tcompatible = \"qcom,msm-qgic2\";\n+\t\t\treg = <0x0b000000 0x1000>, /* GICD */\n+\t\t\t <0x0b002000 0x1000>, /* GICC */\n+\t\t\t <0x0b001000 0x1000>, /* GICH */\n+\t\t\t <0x0b004000 0x1000>; /* GICV */\n+\t\t\t#address-cells = <1>;\n+\t\t\t#size-cells = <1>;\n+\t\t\tinterrupt-controller;\n+\t\t\t#interrupt-cells = <3>;\n+\t\t\tinterrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\tranges = <0 0x0b00c000 0x3000>;\n+\n+\t\t\tv2m0: v2m@0 {\n+\t\t\t\tcompatible = \"arm,gic-v2m-frame\";\n+\t\t\t\treg = <0x00000000 0xffd>;\n+\t\t\t\tmsi-controller;\n+\t\t\t};\n+\n+\t\t\tv2m1: v2m@1000 {\n+\t\t\t\tcompatible = \"arm,gic-v2m-frame\";\n+\t\t\t\treg = <0x00001000 0xffd>;\n+\t\t\t\tmsi-controller;\n+\t\t\t};\n+\n+\t\t\tv2m2: v2m@2000 {\n+\t\t\t\tcompatible = \"arm,gic-v2m-frame\";\n+\t\t\t\treg = <0x00002000 0xffd>;\n+\t\t\t\tmsi-controller;\n+\t\t\t};\n+\t\t};\n+\n+\t\ttimer@b120000 {\n+\t\t\tcompatible = \"arm,armv7-timer-mem\";\n+\t\t\treg = <0x0b120000 0x1000>;\n+\t\t\t#address-cells = <1>;\n+\t\t\t#size-cells = <1>;\n+\t\t\tranges;\n+\n+\t\t\tframe@b120000 {\n+\t\t\t\treg = <0x0b121000 0x1000>,\n+\t\t\t\t <0x0b122000 0x1000>;\n+\t\t\t\tframe-number = <0>;\n+\t\t\t\tinterrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,\n+\t\t\t\t\t <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t};\n+\n+\t\t\tframe@b123000 {\n+\t\t\t\treg = <0x0b123000 0x1000>;\n+\t\t\t\tframe-number = <1>;\n+\t\t\t\tinterrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\tstatus = \"disabled\";\n+\t\t\t};\n+\n+\t\t\tframe@b124000 {\n+\t\t\t\treg = <0x0b124000 0x1000>;\n+\t\t\t\tframe-number = <2>;\n+\t\t\t\tinterrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\tstatus = \"disabled\";\n+\t\t\t};\n+\n+\t\t\tframe@b125000 {\n+\t\t\t\treg = <0x0b125000 0x1000>;\n+\t\t\t\tframe-number = <3>;\n+\t\t\t\tinterrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\tstatus = \"disabled\";\n+\t\t\t};\n+\n+\t\t\tframe@b126000 {\n+\t\t\t\treg = <0x0b126000 0x1000>;\n+\t\t\t\tframe-number = <4>;\n+\t\t\t\tinterrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\tstatus = \"disabled\";\n+\t\t\t};\n+\n+\t\t\tframe@b127000 {\n+\t\t\t\treg = <0x0b127000 0x1000>;\n+\t\t\t\tframe-number = <5>;\n+\t\t\t\tinterrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\tstatus = \"disabled\";\n+\t\t\t};\n+\n+\t\t\tframe@b128000 {\n+\t\t\t\treg = <0x0b128000 0x1000>;\n+\t\t\t\tframe-number = <6>;\n+\t\t\t\tinterrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\tstatus = \"disabled\";\n+\t\t\t};\n+\t\t};\n+\t};\n+\n+\ttimer {\n+\t\tcompatible = \"arm,armv8-timer\";\n+\t\tinterrupts = <GIC_PPI 2 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,\n+\t\t\t <GIC_PPI 3 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,\n+\t\t\t <GIC_PPI 4 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,\n+\t\t\t <GIC_PPI 1 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;\n+\t};\n+};\n", "prefixes": [ "V10", "3/4" ] }