Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/1469677/?format=api
{ "id": 1469677, "url": "http://patchwork.ozlabs.org/api/patches/1469677/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/patch/20210423162748.1952-15-d-gerlach@ti.com/", "project": { "id": 18, "url": "http://patchwork.ozlabs.org/api/projects/18/?format=api", "name": "U-Boot", "link_name": "uboot", "list_id": "u-boot.lists.denx.de", "list_email": "u-boot@lists.denx.de", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20210423162748.1952-15-d-gerlach@ti.com>", "list_archive_url": null, "date": "2021-04-23T16:27:45", "name": "[14/17] arm: dts: k3-am642: Add initial support for EVM", "commit_ref": "5db2915a7272104aebedadba5d99c3ae66bba7b3", "pull_url": null, "state": "accepted", "archived": false, "hash": "01a374aae9cb634cfd9d90d6fe3fc082480efcaa", "submitter": { "id": 61863, "url": "http://patchwork.ozlabs.org/api/people/61863/?format=api", "name": "Dave Gerlach", "email": "d-gerlach@ti.com" }, "delegate": { "id": 19261, "url": "http://patchwork.ozlabs.org/api/users/19261/?format=api", "username": "lokeshvutla", "first_name": "Lokesh", "last_name": "Vutla", "email": "lokeshvutla@ti.com" }, "mbox": "http://patchwork.ozlabs.org/project/uboot/patch/20210423162748.1952-15-d-gerlach@ti.com/mbox/", "series": [ { "id": 240546, "url": "http://patchwork.ozlabs.org/api/series/240546/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/list/?series=240546", "date": "2021-04-23T16:27:34", "name": "arm: mach-k3: Initial Support for Texas Instruments AM642 Platform", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/240546/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/1469677/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/1469677/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<u-boot-bounces@lists.denx.de>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@bilbo.ozlabs.org", "Authentication-Results": [ "ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de\n (client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; helo=phobos.denx.de;\n envelope-from=u-boot-bounces@lists.denx.de; receiver=<UNKNOWN>)", "ozlabs.org;\n\tdkim=pass (1024-bit key;\n unprotected) header.d=ti.com header.i=@ti.com header.a=rsa-sha256\n header.s=ti-com-17Q1 header.b=XnTz51VA;\n\tdkim-atps=neutral", "phobos.denx.de;\n dmarc=pass (p=quarantine dis=none) header.from=ti.com", "phobos.denx.de;\n spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de", "phobos.denx.de;\n\tdkim=pass (1024-bit key;\n unprotected) header.d=ti.com header.i=@ti.com header.b=\"XnTz51VA\";\n\tdkim-atps=neutral", "phobos.denx.de;\n dmarc=pass (p=quarantine dis=none) header.from=ti.com", "phobos.denx.de;\n spf=pass smtp.mailfrom=d-gerlach@ti.com" ], "Received": [ "from phobos.denx.de (phobos.denx.de\n [IPv6:2a01:238:438b:c500:173d:9f52:ddab:ee01])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange X25519 server-signature RSA-PSS (4096 bits))\n\t(No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 4FRft92kGGz9sW8\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 24 Apr 2021 02:30:57 +1000 (AEST)", "from h2850616.stratoserver.net (localhost [IPv6:::1])\n\tby phobos.denx.de (Postfix) with ESMTP id CE12682CCE;\n\tFri, 23 Apr 2021 18:28:57 +0200 (CEST)", "by phobos.denx.de (Postfix, from userid 109)\n id 2388282CD4; Fri, 23 Apr 2021 18:28:21 +0200 (CEST)", "from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141])\n (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n (No client certificate requested)\n by phobos.denx.de (Postfix) with ESMTPS id A8A0882CCF\n for <u-boot@lists.denx.de>; Fri, 23 Apr 2021 18:27:51 +0200 (CEST)", "from fllv0035.itg.ti.com ([10.64.41.0])\n by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 13NGRnVq014968;\n Fri, 23 Apr 2021 11:27:49 -0500", "from DLEE106.ent.ti.com (dlee106.ent.ti.com [157.170.170.36])\n by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 13NGRnim057738\n (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL);\n Fri, 23 Apr 2021 11:27:49 -0500", "from DLEE107.ent.ti.com (157.170.170.37) by DLEE106.ent.ti.com\n (157.170.170.36) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2; Fri, 23\n Apr 2021 11:27:48 -0500", "from fllv0039.itg.ti.com (10.64.41.19) by DLEE107.ent.ti.com\n (157.170.170.37) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2 via\n Frontend Transport; Fri, 23 Apr 2021 11:27:49 -0500", "from localhost (ileax41-snat.itg.ti.com [10.172.224.153])\n by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 13NGRmqh086157;\n Fri, 23 Apr 2021 11:27:48 -0500" ], "X-Spam-Checker-Version": "SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de", "X-Spam-Level": "", "X-Spam-Status": "No, score=-2.0 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,\n DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,SPF_HELO_NONE autolearn=ham\n autolearn_force=no version=3.4.2", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com;\n s=ti-com-17Q1; t=1619195269;\n bh=O9LKu6v0fptAExAbMjag4vgRfMQ8b17keroMwtdlWY0=;\n h=From:To:CC:Subject:Date:In-Reply-To:References;\n b=XnTz51VAmbaso30cHNZWinwqeamlpYmR9oJZKSQM5nREMNRPhOMVXMhpbGZSGdk4M\n by+q2SN3JsIIytxjpS+mc88TNxbNvSKoUsRRKLbrn0wtxwygFlVTJhn0mh4EhDuYD7\n Hlswa0/XAKdTX+xqwa11+sgzEgC6BGdoILi0G2no=", "From": "Dave Gerlach <d-gerlach@ti.com>", "To": "<u-boot@lists.denx.de>, Lokesh Vutla <lokeshvutla@ti.com>, Tom Rini\n <trini@konsulko.com>", "CC": "Praneeth Bajjuri <praneeth@ti.com>, Dave Gerlach <d-gerlach@ti.com>,\n Keerthy J <j-keerthy@ti.com>, Suman Anna <s-anna@ti.com>", "Subject": "[PATCH 14/17] arm: dts: k3-am642: Add initial support for EVM", "Date": "Fri, 23 Apr 2021 11:27:45 -0500", "Message-ID": "<20210423162748.1952-15-d-gerlach@ti.com>", "X-Mailer": "git-send-email 2.28.0", "In-Reply-To": "<20210423162748.1952-1-d-gerlach@ti.com>", "References": "<20210423162748.1952-1-d-gerlach@ti.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-EXCLAIMER-MD-CONFIG": "e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180", "X-BeenThere": "u-boot@lists.denx.de", "X-Mailman-Version": "2.1.34", "Precedence": "list", "List-Id": "U-Boot discussion <u-boot.lists.denx.de>", "List-Unsubscribe": "<https://lists.denx.de/options/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=unsubscribe>", "List-Archive": "<https://lists.denx.de/pipermail/u-boot/>", "List-Post": "<mailto:u-boot@lists.denx.de>", "List-Help": "<mailto:u-boot-request@lists.denx.de?subject=help>", "List-Subscribe": "<https://lists.denx.de/listinfo/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=subscribe>", "Errors-To": "u-boot-bounces@lists.denx.de", "Sender": "\"U-Boot\" <u-boot-bounces@lists.denx.de>", "X-Virus-Scanned": "clamav-milter 0.102.4 at phobos.denx.de", "X-Virus-Status": "Clean" }, "content": "The AM642 EValuation Module (EVM) is a board that provides access to\nvarious peripherals available on the AM642 SoC, such as PCIe, USB 2.0,\nCPSW Ethernet, ADC, and more.\n\nAdd basic support.\n\nSigned-off-by: Dave Gerlach <d-gerlach@ti.com>\n---\n arch/arm/dts/Makefile | 1 +\n arch/arm/dts/k3-am642-evm.dts | 246 ++++++++++++++++++++++++++++++++++\n 2 files changed, 247 insertions(+)\n create mode 100644 arch/arm/dts/k3-am642-evm.dts", "diff": "diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile\nindex c6710826a0ae..70ba1414fb01 100644\n--- a/arch/arm/dts/Makefile\n+++ b/arch/arm/dts/Makefile\n@@ -1002,6 +1002,7 @@ dtb-$(CONFIG_SOC_K3_J721E) += k3-j721e-common-proc-board.dtb \\\n \t\t\t k3-j721e-r5-common-proc-board.dtb \\\n \t\t\t k3-j7200-common-proc-board.dtb \\\n \t\t\t k3-j7200-r5-common-proc-board.dtb\n+dtb-$(CONFIG_SOC_K3_AM642) += k3-am642-evm.dtb\n \n dtb-$(CONFIG_ARCH_MEDIATEK) += \\\n \tmt7622-rfb.dtb \\\ndiff --git a/arch/arm/dts/k3-am642-evm.dts b/arch/arm/dts/k3-am642-evm.dts\nnew file mode 100644\nindex 000000000000..1f1787750fef\n--- /dev/null\n+++ b/arch/arm/dts/k3-am642-evm.dts\n@@ -0,0 +1,246 @@\n+// SPDX-License-Identifier: GPL-2.0\n+/*\n+ * Copyright (C) 2020-2021 Texas Instruments Incorporated - https://www.ti.com/\n+ */\n+\n+/dts-v1/;\n+\n+#include <dt-bindings/leds/common.h>\n+#include \"k3-am642.dtsi\"\n+\n+/ {\n+\tcompatible = \"ti,am642-evm\", \"ti,am642\";\n+\tmodel = \"Texas Instruments AM642 EVM\";\n+\n+\tchosen {\n+\t\tstdout-path = \"serial2:115200n8\";\n+\t\tbootargs = \"console=ttyS2,115200n8 earlycon=ns16550a,mmio32,0x02800000\";\n+\t};\n+\n+\tmemory@80000000 {\n+\t\tdevice_type = \"memory\";\n+\t\t/* 2G RAM */\n+\t\treg = <0x00000000 0x80000000 0x00000000 0x80000000>;\n+\n+\t};\n+\n+\treserved-memory {\n+\t\t#address-cells = <2>;\n+\t\t#size-cells = <2>;\n+\t\tranges;\n+\n+\t\tsecure_ddr: optee@9e800000 {\n+\t\t\treg = <0x00 0x9e800000 0x00 0x01800000>; /* for OP-TEE */\n+\t\t\talignment = <0x1000>;\n+\t\t\tno-map;\n+\t\t};\n+\t};\n+\n+\tevm_12v0: fixedregulator-evm12v0 {\n+\t\t/* main DC jack */\n+\t\tcompatible = \"regulator-fixed\";\n+\t\tregulator-name = \"evm_12v0\";\n+\t\tregulator-min-microvolt = <12000000>;\n+\t\tregulator-max-microvolt = <12000000>;\n+\t\tregulator-always-on;\n+\t\tregulator-boot-on;\n+\t};\n+\n+\tvsys_5v0: fixedregulator-vsys5v0 {\n+\t\t/* output of LM5140 */\n+\t\tcompatible = \"regulator-fixed\";\n+\t\tregulator-name = \"vsys_5v0\";\n+\t\tregulator-min-microvolt = <5000000>;\n+\t\tregulator-max-microvolt = <5000000>;\n+\t\tvin-supply = <&evm_12v0>;\n+\t\tregulator-always-on;\n+\t\tregulator-boot-on;\n+\t};\n+\n+\tvsys_3v3: fixedregulator-vsys3v3 {\n+\t\t/* output of LM5140 */\n+\t\tcompatible = \"regulator-fixed\";\n+\t\tregulator-name = \"vsys_3v3\";\n+\t\tregulator-min-microvolt = <3300000>;\n+\t\tregulator-max-microvolt = <3300000>;\n+\t\tvin-supply = <&evm_12v0>;\n+\t\tregulator-always-on;\n+\t\tregulator-boot-on;\n+\t};\n+\n+\tvdd_mmc1: fixed-regulator-sd {\n+\t\t/* TPS2051BD */\n+\t\tcompatible = \"regulator-fixed\";\n+\t\tregulator-name = \"vdd_mmc1\";\n+\t\tregulator-min-microvolt = <3300000>;\n+\t\tregulator-max-microvolt = <3300000>;\n+\t\tregulator-boot-on;\n+\t\tenable-active-high;\n+\t\tvin-supply = <&vsys_3v3>;\n+\t\tgpio = <&exp1 6 GPIO_ACTIVE_HIGH>;\n+\t};\n+\n+\tvddb: fixedregulator-vddb {\n+\t\tcompatible = \"regulator-fixed\";\n+\t\tregulator-name = \"vddb_3v3_display\";\n+\t\tregulator-min-microvolt = <3300000>;\n+\t\tregulator-max-microvolt = <3300000>;\n+\t\tvin-supply = <&vsys_3v3>;\n+\t\tregulator-always-on;\n+\t\tregulator-boot-on;\n+\t};\n+\n+\tleds {\n+\t\tcompatible = \"gpio-leds\";\n+\n+\t\tled-0 {\n+\t\t\tlabel = \"am64-evm:red:heartbeat\";\n+\t\t\tgpios = <&exp1 16 GPIO_ACTIVE_HIGH>;\n+\t\t\tlinux,default-trigger = \"heartbeat\";\n+\t\t\tfunction = LED_FUNCTION_HEARTBEAT;\n+\t\t\tdefault-state = \"off\";\n+\t\t};\n+\t};\n+};\n+\n+&main_pmx0 {\n+\tmain_mmc1_pins_default: main-mmc1-pins-default {\n+\t\tpinctrl-single,pins = <\n+\t\t\tAM64X_IOPAD(0x0294, PIN_INPUT_PULLUP, 0) /* (J19) MMC1_CMD */\n+\t\t\tAM64X_IOPAD(0x028c, PIN_INPUT_PULLDOWN, 0) /* (L20) MMC1_CLK */\n+\t\t\tAM64X_IOPAD(0x0288, PIN_INPUT_PULLUP, 0) /* (K21) MMC1_DAT0 */\n+\t\t\tAM64X_IOPAD(0x0284, PIN_INPUT_PULLUP, 0) /* (L21) MMC1_DAT1 */\n+\t\t\tAM64X_IOPAD(0x0280, PIN_INPUT_PULLUP, 0) /* (K19) MMC1_DAT2 */\n+\t\t\tAM64X_IOPAD(0x027c, PIN_INPUT_PULLUP, 0) /* (K18) MMC1_DAT3 */\n+\t\t\tAM64X_IOPAD(0x0298, PIN_INPUT_PULLUP, 0) /* (D19) MMC1_SDCD */\n+\t\t\tAM64X_IOPAD(0x029c, PIN_INPUT, 0) /* (C20) MMC1_SDWP */\n+\t\t\tAM64X_IOPAD(0x0290, PIN_INPUT, 0) /* MMC1_CLKLB */\n+\t\t>;\n+\t};\n+\n+\tmain_uart0_pins_default: main-uart0-pins-default {\n+\t\tpinctrl-single,pins = <\n+\t\t\tAM64X_IOPAD(0x0238, PIN_INPUT, 0) /* (B16) UART0_CTSn */\n+\t\t\tAM64X_IOPAD(0x023c, PIN_OUTPUT, 0) /* (A16) UART0_RTSn */\n+\t\t\tAM64X_IOPAD(0x0230, PIN_INPUT, 0) /* (D15) UART0_RXD */\n+\t\t\tAM64X_IOPAD(0x0234, PIN_OUTPUT, 0) /* (C16) UART0_TXD */\n+\t\t>;\n+\t};\n+\n+\tmain_i2c1_pins_default: main-i2c1-pins-default {\n+\t\tpinctrl-single,pins = <\n+\t\t\tAM64X_IOPAD(0x0268, PIN_INPUT_PULLUP, 0) /* (C18) I2C1_SCL */\n+\t\t\tAM64X_IOPAD(0x026c, PIN_INPUT_PULLUP, 0) /* (B19) I2C1_SDA */\n+\t\t>;\n+\t};\n+};\n+\n+&main_uart0 {\n+\tpinctrl-names = \"default\";\n+\tpinctrl-0 = <&main_uart0_pins_default>;\n+};\n+\n+/* main_uart1 is reserved for firmware usage */\n+&main_uart1 {\n+\tstatus = \"reserved\";\n+};\n+\n+&main_uart2 {\n+\tstatus = \"disabled\";\n+};\n+\n+&main_uart3 {\n+\tstatus = \"disabled\";\n+};\n+\n+&main_uart4 {\n+\tstatus = \"disabled\";\n+};\n+\n+&main_uart5 {\n+\tstatus = \"disabled\";\n+};\n+\n+&main_uart6 {\n+\tstatus = \"disabled\";\n+};\n+\n+&mcu_uart0 {\n+\tstatus = \"disabled\";\n+};\n+\n+&mcu_uart1 {\n+\tstatus = \"disabled\";\n+};\n+\n+&main_i2c1 {\n+\tpinctrl-names = \"default\";\n+\tpinctrl-0 = <&main_i2c1_pins_default>;\n+\tclock-frequency = <400000>;\n+\n+\texp1: gpio@22 {\n+\t\tcompatible = \"ti,tca6424\";\n+\t\treg = <0x22>;\n+\t\tgpio-controller;\n+\t\t#gpio-cells = <2>;\n+\t\tgpio-line-names = \"GPIO_eMMC_RSTn\", \"CAN_MUX_SEL\",\n+\t\t\t\t \"GPIO_CPSW1_RST\", \"GPIO_RGMII1_RST\",\n+\t\t\t\t \"GPIO_RGMII2_RST\", \"GPIO_PCIe_RST_OUT\",\n+\t\t\t\t \"MMC1_SD_EN\", \"FSI_FET_SEL\",\n+\t\t\t\t \"MCAN0_STB_3V3\", \"MCAN1_STB_3V3\",\n+\t\t\t\t \"CPSW_FET_SEL\", \"CPSW_FET2_SEL\",\n+\t\t\t\t \"PRG1_RGMII2_FET_SEL\", \"TEST_GPIO2\",\n+\t\t\t\t \"GPIO_OLED_RESETn\", \"VPP_LDO_EN\",\n+\t\t\t\t \"TEST_LED1\", \"TP92\", \"TP90\", \"TP88\",\n+\t\t\t\t \"TP87\", \"TP86\", \"TP89\", \"TP91\";\n+\t};\n+\n+\t/* osd9616p0899-10 */\n+\tdisplay@3c {\n+\t\tcompatible = \"solomon,ssd1306fb-i2c\";\n+\t\treg = <0x3c>;\n+\t\treset-gpios = <&exp1 14 GPIO_ACTIVE_LOW>;\n+\t\tvbat-supply = <&vddb>;\n+\t\tsolomon,height = <16>;\n+\t\tsolomon,width = <96>;\n+\t\tsolomon,com-seq;\n+\t\tsolomon,com-invdir;\n+\t\tsolomon,page-offset = <0>;\n+\t\tsolomon,prechargep1 = <2>;\n+\t\tsolomon,prechargep2 = <13>;\n+\t};\n+};\n+\n+&mcu_i2c0 {\n+\tstatus = \"disabled\";\n+};\n+\n+&mcu_i2c1 {\n+\tstatus = \"disabled\";\n+};\n+\n+&mcu_spi0 {\n+\tstatus = \"disabled\";\n+};\n+\n+&mcu_spi1 {\n+\tstatus = \"disabled\";\n+};\n+\n+&sdhci0 {\n+\t/* emmc */\n+\tbus-width = <8>;\n+\tnon-removable;\n+\tti,driver-strength-ohm = <50>;\n+\tdisable-wp;\n+};\n+\n+&sdhci1 {\n+\t/* SD/MMC */\n+\tvmmc-supply = <&vdd_mmc1>;\n+\tpinctrl-names = \"default\";\n+\tbus-width = <4>;\n+\tpinctrl-0 = <&main_mmc1_pins_default>;\n+\tti,driver-strength-ohm = <50>;\n+\tdisable-wp;\n+};\n", "prefixes": [ "14/17" ] }