Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/1423563/?format=api
{ "id": 1423563, "url": "http://patchwork.ozlabs.org/api/patches/1423563/?format=api", "web_url": "http://patchwork.ozlabs.org/project/openbmc/patch/1609990909-18189-1-git-send-email-willie_thai@compal.com/", "project": { "id": 56, "url": "http://patchwork.ozlabs.org/api/projects/56/?format=api", "name": "OpenBMC development", "link_name": "openbmc", "list_id": "openbmc.lists.ozlabs.org", "list_email": "openbmc@lists.ozlabs.org", "web_url": "http://github.com/openbmc/", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<1609990909-18189-1-git-send-email-willie_thai@compal.com>", "list_archive_url": null, "date": "2021-01-07T03:41:49", "name": "ARM: dts: aspeed: Add device tree for Liwu2 BMC", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "5d142b9b4484edeabd75153195534ea453947b4a", "submitter": { "id": 80904, "url": "http://patchwork.ozlabs.org/api/people/80904/?format=api", "name": "Willie Thai", "email": "williethaitu@gmail.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/openbmc/patch/1609990909-18189-1-git-send-email-willie_thai@compal.com/mbox/", "series": [ { "id": 223258, "url": "http://patchwork.ozlabs.org/api/series/223258/?format=api", "web_url": "http://patchwork.ozlabs.org/project/openbmc/list/?series=223258", "date": "2021-01-07T03:41:49", "name": "ARM: dts: aspeed: Add device tree for Liwu2 BMC", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/223258/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/1423563/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/1423563/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<openbmc-bounces+incoming=patchwork.ozlabs.org@lists.ozlabs.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "openbmc@lists.ozlabs.org" ], "Delivered-To": [ "patchwork-incoming@bilbo.ozlabs.org", "openbmc@lists.ozlabs.org" ], "Received": [ "from lists.ozlabs.org (lists.ozlabs.org [203.11.71.2])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange X25519 server-signature RSA-PSS (4096 bits))\n\t(No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 4DBhQN6wwnz9sWD\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 8 Jan 2021 09:55:08 +1100 (AEDT)", "from bilbo.ozlabs.org (lists.ozlabs.org [IPv6:2401:3900:2:1::3])\n\tby lists.ozlabs.org (Postfix) with ESMTP id 4DBhQN5WRczDqym\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 8 Jan 2021 09:55:08 +1100 (AEDT)", "from mail-pj1-x102e.google.com (mail-pj1-x102e.google.com\n [IPv6:2607:f8b0:4864:20::102e])\n (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest\n SHA256)\n (No client certificate requested)\n by lists.ozlabs.org (Postfix) with ESMTPS id 4DBBr02KPGzDqjx\n for <openbmc@lists.ozlabs.org>; Thu, 7 Jan 2021 14:42:03 +1100 (AEDT)", "by mail-pj1-x102e.google.com with SMTP id p12so707507pju.5\n for <openbmc@lists.ozlabs.org>; Wed, 06 Jan 2021 19:42:03 -0800 (PST)", "from localhost.localdomain (125-227-158-249.HINET-IP.hinet.net.\n [125.227.158.249])\n by smtp.gmail.com with ESMTPSA id b4sm3411716pju.33.2021.01.06.19.41.57\n (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128);\n Wed, 06 Jan 2021 19:41:58 -0800 (PST)" ], "Authentication-Results": [ "ozlabs.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com", "ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20161025 header.b=AHhcEa5H;\n\tdkim-atps=neutral", "lists.ozlabs.org; spf=pass (sender SPF authorized)\n smtp.mailfrom=gmail.com (client-ip=2607:f8b0:4864:20::102e;\n helo=mail-pj1-x102e.google.com; envelope-from=williethaitu@gmail.com;\n receiver=<UNKNOWN>)", "lists.ozlabs.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com", "lists.ozlabs.org; dkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20161025 header.b=AHhcEa5H; dkim-atps=neutral" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;\n h=from:to:cc:subject:date:message-id;\n bh=KHb8foTx1aQQF5zCAl1FSwznOgy4F4+0M2O/BeybUFU=;\n b=AHhcEa5HytOMPuj6qzsGPr/N6/RGfknhRNMvBP95AjqljJgMewz3cQGmUhuYfbH4Xe\n VKsyRTjWiIJ07FS/Ff0Yfa82s3Hh5WQzAgYt3L11cdFDDJn5UXTq97Z67RqYTk45vcW7\n SnM/6cEU0Pdc6jrfdi6C2AZVS6pukbo1dF9rR6Hocw5p4B9EathbDk2GJMF/cfc34ygX\n DaV6wdAIVZb3fGkhLEHe5MGJOZe1SXJu0eyBS/soxGY+VnBOuFo7GwiWZEnv0LyN7KbC\n pg+PabwbtaG/qfj7uDwa6CRDEqJOwYfN/R0hBBmFyvzrA50N2A+dFwn2KV85HG2Oubsz\n pZog==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20161025;\n h=x-gm-message-state:from:to:cc:subject:date:message-id;\n bh=KHb8foTx1aQQF5zCAl1FSwznOgy4F4+0M2O/BeybUFU=;\n b=Q1IOwQvstA+bzRm5G5X0MrFmEC+Kf7vp/pZZCidGzQF0+T7OkujZMzof6iCcxDgsVv\n O1Dw3dsgTfHI1sTDa4u4w2lUGFCU0KJlodxMQ+E8Q71Cd7Jkq65ZIfAb8MwsG0wYEzZ2\n gKsZiuJGabishWXlz1gndirMbwBtQoa40OdibAAokGE7u+msY+v7Zp4DZ4H1ooIvDwlu\n DcTrRL2Pcdbm7C0K7zigRA2qbQc6Hcdb7+IBdJIZaOGCHaHuR9Leby9kIWeXZxZjUBNS\n CflemMFNIntyLc2N+bdNnbj7/Ws5tR7t6PXvlsofuLur3d0BIqyFeF2YLhcC9JanDPM2\n uOTA==", "X-Gm-Message-State": "AOAM532kYYBd4LHLboyya29IIqeOElFPZhcyMJXfqFBcGA+OHqRPrZdI\n yAFcgAxI0JhY1/Q09xJ7adsl2RMq6i4+E63A", "X-Google-Smtp-Source": "\n ABdhPJy1s6b4ybYaC08IGbGwtzaI1L5xbrTTezCcrrpKCtMW62pOtINBJxZLkJ8aEx8RL3cluNAf4A==", "X-Received": "by 2002:a17:902:be02:b029:da:c6c9:c9db with SMTP id\n r2-20020a170902be02b02900dac6c9c9dbmr337080pls.69.1609990918817;\n Wed, 06 Jan 2021 19:41:58 -0800 (PST)", "From": "Willie Thai <williethaitu@gmail.com>", "X-Google-Original-From": "Willie Thai <willie_thai@compal.com>", "To": "openbmc@lists.ozlabs.org,\n\tjoel@jms.id.au", "Subject": "[PATCH] ARM: dts: aspeed: Add device tree for Liwu2 BMC", "Date": "Thu, 7 Jan 2021 11:41:49 +0800", "Message-Id": "<1609990909-18189-1-git-send-email-willie_thai@compal.com>", "X-Mailer": "git-send-email 2.7.4", "X-Mailman-Approved-At": "Fri, 08 Jan 2021 09:51:41 +1100", "X-BeenThere": "openbmc@lists.ozlabs.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "Development list for OpenBMC <openbmc.lists.ozlabs.org>", "List-Unsubscribe": "<https://lists.ozlabs.org/options/openbmc>,\n <mailto:openbmc-request@lists.ozlabs.org?subject=unsubscribe>", "List-Archive": "<http://lists.ozlabs.org/pipermail/openbmc/>", "List-Post": "<mailto:openbmc@lists.ozlabs.org>", "List-Help": "<mailto:openbmc-request@lists.ozlabs.org?subject=help>", "List-Subscribe": "<https://lists.ozlabs.org/listinfo/openbmc>,\n <mailto:openbmc-request@lists.ozlabs.org?subject=subscribe>", "Cc": "willie <willie_thai@compal.com>", "Errors-To": "openbmc-bounces+incoming=patchwork.ozlabs.org@lists.ozlabs.org", "Sender": "\"openbmc\"\n <openbmc-bounces+incoming=patchwork.ozlabs.org@lists.ozlabs.org>" }, "content": "From: willie <willie_thai@compal.com>\n\n---\n arch/arm/boot/dts/Makefile | 3 +-\n arch/arm/boot/dts/aspeed-bmc-compal-liwu2.dts | 605 ++++++++++++++++++++++++++\n 2 files changed, 607 insertions(+), 1 deletion(-)\n create mode 100755 arch/arm/boot/dts/aspeed-bmc-compal-liwu2.dts", "diff": "diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile\nindex 5a14adc..8ccb5d3 100644\n--- a/arch/arm/boot/dts/Makefile\n+++ b/arch/arm/boot/dts/Makefile\n@@ -1381,4 +1381,5 @@ dtb-$(CONFIG_ARCH_ASPEED) += \\\n \taspeed-bmc-opp-zaius.dtb \\\n \taspeed-bmc-portwell-neptune.dtb \\\n \taspeed-bmc-quanta-q71l.dtb \\\n-\taspeed-bmc-supermicro-x11spi.dtb\n+\taspeed-bmc-supermicro-x11spi.dtb \\\n+\taspeed-bmc-compal-liwu2.dtb\ndiff --git a/arch/arm/boot/dts/aspeed-bmc-compal-liwu2.dts b/arch/arm/boot/dts/aspeed-bmc-compal-liwu2.dts\nnew file mode 100755\nindex 0000000..5882b42\n--- /dev/null\n+++ b/arch/arm/boot/dts/aspeed-bmc-compal-liwu2.dts\n@@ -0,0 +1,605 @@\n+// SPDX-License-Identifier: GPL-2.0+\n+/dts-v1/;\n+\n+#include \"aspeed-g5.dtsi\"\n+#include <dt-bindings/gpio/aspeed-gpio.h>\n+\n+/ {\n+\tmodel = \"AST2500 liwu2\";\n+\tcompatible = \"aspeed,ast2500\";\n+\n+\taliases {\n+\t\tserial4 = &uart5;\n+\t};\n+\n+\tchosen {\n+\t\tstdout-path = &uart5;\n+\t\tbootargs = \"console=tty0 console=ttyS4,115200 earlyprintk\";\n+\t};\n+\n+\tmemory@80000000 {\n+\t\treg = <0x80000000 0x20000000>;\n+\t};\n+\n+\treserved-memory {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <1>;\n+\t\tranges;\n+\n+\t\tgfx_memory: framebuffer {\n+\t\t\tsize = <0x01000000>;\n+\t\t\talignment = <0x01000000>;\n+\t\t\tcompatible = \"shared-dma-pool\";\n+\t\t\treusable;\n+\t\t};\n+\t};\n+\n+\tiio-hwmon {\n+\t\tcompatible = \"iio-hwmon\";\n+\t\tio-channels = <&adc 0>, <&adc 1>, <&adc 2>, <&adc 3>,\n+\t\t\t <&adc 4>, <&adc 5>, <&adc 6>, <&adc 7>,\n+\t\t\t <&adc 8>, <&adc 9>, <&adc 10>, <&adc 11>,\n+\t\t\t <&adc 12>, <&adc 13>, <&adc 14>, <&adc 15>;\n+\t};\n+\n+\tleds {\n+\t\tcompatible = \"gpio-leds\";\n+\n+\t\tLED_FAN0_FAULT {\n+\t\t\tlabel = \"LED_FAN0_FAULT\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(F, 4) GPIO_ACTIVE_LOW>;\n+\t\t};\n+\n+\t\tLED_FAN1_FAULT {\n+\t\t\tlabel = \"LED_FAN1_FAULT\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(F, 5) GPIO_ACTIVE_LOW>;\n+\t\t};\n+\n+\t\tLED_FAN2_FAULT {\n+\t\t\tlabel = \"LED_FAN2_FAULT\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(H, 2) GPIO_ACTIVE_LOW>;\n+\t\t};\n+\n+\t\tLED_FAN3_FAULT {\n+\t\t\tlabel = \"LED_FAN3_FAULT\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(H, 5) GPIO_ACTIVE_LOW>;\n+\t\t};\n+\n+\t\tLED_FAN4_FAULT {\n+\t\t\tlabel = \"LED_FAN4_FAULT\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(H, 6) GPIO_ACTIVE_LOW>;\n+\t\t};\n+\n+\t\tLED_FAN5_FAULT {\n+\t\t\tlabel = \"LED_FAN5_FAULT\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(H, 7) GPIO_ACTIVE_LOW>;\n+\t\t};\n+\n+\t\tFP_LED_STATUS_AMBER_N {\n+\t\t\tlabel = \"FP_LED_STATUS_AMBER_N\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(S, 5) GPIO_ACTIVE_LOW>;\n+\t\t};\n+\n+\t\tREAR_ID_LED_N {\n+\t\t\tlabel = \"REAR_ID_LED_N\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(S, 6) GPIO_ACTIVE_LOW>;\n+\t\t};\n+\t};\n+\n+\tgpio-keys-polled {\n+\t\tcompatible = \"gpio-keys-polled\";\n+\t\tpoll-interval = <1000>;\n+\n+\t\tFM_SYS_FAN0_PRSNT_D_N {\n+\t\t\tlabel = \"FM_SYS_FAN0_PRSNT_D_N\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(M, 0) GPIO_ACTIVE_LOW>;\n+\t\t\tlinux,code = <ASPEED_GPIO(M, 0)>;\n+\t\t};\n+\n+\t\tFM_SYS_FAN1_PRSNT_D_N {\n+\t\t\tlabel = \"FM_SYS_FAN1_PRSNT_D_N\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(M, 1) GPIO_ACTIVE_LOW>;\n+\t\t\tlinux,code = <ASPEED_GPIO(M, 1)>;\n+\t\t};\n+\n+\t\tFM_SYS_FAN2_PRSNT_D_N {\n+\t\t\tlabel = \"FM_SYS_FAN2_PRSNT_D_N\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(M, 2) GPIO_ACTIVE_LOW>;\n+\t\t\tlinux,code = <ASPEED_GPIO(M, 2)>;\n+\t\t};\n+\n+\t\tFM_SYS_FAN3_PRSNT_D_N {\n+\t\t\tlabel = \"FM_SYS_FAN3_PRSNT_D_N\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(M, 3) GPIO_ACTIVE_LOW>;\n+\t\t\tlinux,code = <ASPEED_GPIO(M, 3)>;\n+\t\t};\n+\n+\t\tFM_SYS_FAN4_PRSNT_D_N {\n+\t\t\tlabel = \"FM_SYS_FAN4_PRSNT_D_N\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(M, 4) GPIO_ACTIVE_LOW>;\n+\t\t\tlinux,code = <ASPEED_GPIO(M, 4)>;\n+\t\t};\n+\n+\t\tFM_SYS_FAN5_PRSNT_D_N {\n+\t\t\tlabel = \"FM_SYS_FAN5_PRSNT_D_N\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(M, 5) GPIO_ACTIVE_LOW>;\n+\t\t\tlinux,code = <ASPEED_GPIO(M, 5)>;\n+\t\t};\n+\n+\t\tFM_SYS_FAN6_PRSNT_D_N {\n+\t\t\tlabel = \"FM_SYS_FAN6_PRSNT_D_N\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(S, 7) GPIO_ACTIVE_LOW>;\n+\t\t\tlinux,code = <ASPEED_GPIO(S, 7)>;\n+\t\t};\n+\n+\t\tFM_SYS_FAN7_PRSNT_D_N {\n+\t\t\tlabel = \"FM_SYS_FAN7_PRSNT_D_N\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(AB, 1) GPIO_ACTIVE_LOW>;\n+\t\t\tlinux,code = <ASPEED_GPIO(AB, 1)>;\n+\t\t};\n+\t};\n+\n+\tgpio-keys {\n+\t\tcompatible = \"gpio-keys\";\n+\t\t// A0-A7\n+\t\tBMC_SEL_M2_SATA_PCIE {\n+\t\t\tlabel = \"BMC_SEL_M2_SATA_PCIE\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(A, 0) GPIO_ACTIVE_HIGH>;\n+\t\t\tlinux,code = <ASPEED_GPIO(A, 0)>;\n+\t\t};\n+\n+\t\tPD_RMII_BMC_MDC {\n+\t\t\tlabel = \"PD_RMII_BMC_MDC\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(A, 6) GPIO_ACTIVE_HIGH>;\n+\t\t\tlinux,code = <ASPEED_GPIO(A, 6)>;\n+\t\t};\n+\n+\t\tPD_RMII_BMC_MDIO {\n+\t\t\tlabel = \"PD_RMII_BMC_MDIO\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(A, 7) GPIO_ACTIVE_HIGH>;\n+\t\t\tlinux,code = <ASPEED_GPIO(A, 7)>;\n+\t\t};\n+\t\t// B0-B7\n+\t\tVR_PVCCIN_PVCCSA_CPU1_FAULT_N {\n+\t\t\tlabel = \"VR_PVCCIN_PVCCSA_CPU1_FAULT_N\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(B, 0) GPIO_ACTIVE_LOW>;\n+\t\t\tlinux,code = <ASPEED_GPIO(B, 0)>;\n+\t\t};\n+\n+\t\tVR_PVCCIN_PVCCSA_CPU2_FAULT_N {\n+\t\t\tlabel = \"VR_PVCCIN_PVCCSA_CPU2_FAULT_N\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(B, 1) GPIO_ACTIVE_LOW>;\n+\t\t\tlinux,code = <ASPEED_GPIO(B, 1)>;\n+\t\t};\n+\n+\t\tVR_PVCCIO_CPU1_FAULT_N {\n+\t\t\tlabel = \"VR_PVCCIO_CPU1_FAULT_N\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(B, 2) GPIO_ACTIVE_LOW>;\n+\t\t\tlinux,code = <ASPEED_GPIO(B, 2)>;\n+\t\t};\n+\n+\t\tVR_PVCCIO_CPU2_FAULT_N {\n+\t\t\tlabel = \"VR_PVCCIO_CPU2_FAULT_N\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(B, 3) GPIO_ACTIVE_LOW>;\n+\t\t\tlinux,code = <ASPEED_GPIO(B, 3)>;\n+\t\t};\n+\n+\t\tNC_CLK_48M_USB_NMC_R2 {\n+\t\t\tlabel = \"NC_CLK_48M_USB_NMC_R2\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(B, 4) GPIO_ACTIVE_HIGH>;\n+\t\t\tlinux,code = <ASPEED_GPIO(B, 4)>;\n+\t\t};\n+\n+\t\tPU_BMC_GPIOB6 {\n+\t\t\tlabel = \"PU_BMC_GPIOB6\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(B, 6) GPIO_ACTIVE_HIGH>;\n+\t\t\tlinux,code = <ASPEED_GPIO(B, 6)>;\n+\t\t};\n+\n+\t\tNC_BMC_GPIOB7 {\n+\t\t\tlabel = \"NC_BMC_GPIOB7\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(B, 7) GPIO_ACTIVE_HIGH>;\n+\t\t\tlinux,code = <ASPEED_GPIO(B, 7)>;\n+\t\t};\n+\t\t// C0-C7\n+\t\tPROJECT_REV_ID0 {\n+\t\t\tlabel = \"PROJECT_REV_ID0\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(C, 0) GPIO_ACTIVE_HIGH>;\n+\t\t\tlinux,code = <ASPEED_GPIO(C, 0)>;\n+\t\t};\n+\n+\t\tPROJECT_REV_ID1 {\n+\t\t\tlabel = \"PROJECT_REV_ID1\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(C, 1) GPIO_ACTIVE_HIGH>;\n+\t\t\tlinux,code = <ASPEED_GPIO(C, 1)>;\n+\t\t};\n+\n+\t\tPROJECT_REV_ID2 {\n+\t\t\tlabel = \"PROJECT_REV_ID2\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(C, 2) GPIO_ACTIVE_HIGH>;\n+\t\t\tlinux,code = <ASPEED_GPIO(C, 2)>;\n+\t\t};\n+\n+\t\tPCB_REV_ID0 {\n+\t\t\tlabel = \"PCB_REV_ID0\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(C, 3) GPIO_ACTIVE_HIGH>;\n+\t\t\tlinux,code = <ASPEED_GPIO(C, 3)>;\n+\t\t};\n+\n+\t\tPCB_REV_ID1 {\n+\t\t\tlabel = \"PCB_REV_ID1\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(C, 4) GPIO_ACTIVE_HIGH>;\n+\t\t\tlinux,code = <ASPEED_GPIO(C, 4)>;\n+\t\t};\n+\n+\t\tPCB_REV_ID2 {\n+\t\t\tlabel = \"PCB_REV_ID2\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(C, 5) GPIO_ACTIVE_HIGH>;\n+\t\t\tlinux,code = <ASPEED_GPIO(C, 5)>;\n+\t\t};\n+\n+\t\tNC_BMC_GPIOC6 {\n+\t\t\tlabel = \"NC_BMC_GPIOC6\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(C, 6) GPIO_ACTIVE_HIGH>;\n+\t\t\tlinux,code = <ASPEED_GPIO(C, 6)>;\n+\t\t};\n+\n+\t\tNC_BMC_GPIOC7 {\n+\t\t\tlabel = \"NC_BMC_GPIOC7\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(C, 7) GPIO_ACTIVE_HIGH>;\n+\t\t\tlinux,code = <ASPEED_GPIO(C, 7)>;\n+\t\t};\n+\t\t// D0-D7\n+\t\tFM_FORCE_BMC_UPDATE_N {\n+\t\t\tlabel = \"FM_FORCE_BMC_UPDATE_N\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(D, 0) GPIO_ACTIVE_LOW>;\n+\t\t\tlinux,code = <ASPEED_GPIO(D, 0)>;\n+\t\t};\n+\n+\t\tRST_RSTB_BMC_R_N {\n+\t\t\tlabel = \"RST_RSTB_BMC_R_N\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(D, 1) GPIO_ACTIVE_LOW>;\n+\t\t\tlinux,code = <ASPEED_GPIO(D, 1)>;\n+\t\t};\n+\n+\t\tNC_BMC_GPIOD2 {\n+\t\t\tlabel = \"NC_BMC_GPIOD2\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(D, 2) GPIO_ACTIVE_HIGH>;\n+\t\t\tlinux,code = <ASPEED_GPIO(D, 2)>;\n+\t\t};\n+\n+\t\tNC_BMC_GPIOD3 {\n+\t\t\tlabel = \"NC_BMC_GPIOD3\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(D, 3) GPIO_ACTIVE_HIGH>;\n+\t\t\tlinux,code = <ASPEED_GPIO(D, 3)>;\n+\t\t};\n+\n+\t\tNC_BMC_GPIOD4 {\n+\t\t\tlabel = \"NC_BMC_GPIOD4\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(D, 4) GPIO_ACTIVE_HIGH>;\n+\t\t\tlinux,code = <ASPEED_GPIO(D, 4)>;\n+\t\t};\n+\n+\t\tNC_BMC_GPIOD5 {\n+\t\t\tlabel = \"NC_BMC_GPIOD5\";\n+\t\t\tgpios = <&gpio ASPEED_GPIO(D, 5) GPIO_ACTIVE_HIGH>;\n+\t\t\tlinux,code = <ASPEED_GPIO(D, 5)>;\n+\t\t};\n+\t};\n+\n+};\n+\n+\n+&gpio {\n+\t// A0-A7\n+\tfm_spd_ddrcpu_lvlshft_en_r {\n+\t\tgpio-hog;\n+\t\tlabel = \"FM_SPD_DDRCPU_LVLSHFT_EN_R\";\n+\t\tgpios = <ASPEED_GPIO(A, 1) GPIO_ACTIVE_HIGH>;\n+\t\tlinux,code = <ASPEED_GPIO(A, 1)>;\n+\t\toutput-high;\n+\t};\n+\n+\tmb_bmc_hbsp_reset_n {\n+\t\tgpio-hog;\n+\t\tlabel = \"MB_BMC_HBSP_RESET_N\";\n+\t\tgpios = <ASPEED_GPIO(A, 2) GPIO_ACTIVE_LOW>;\n+\t\tlinux,code = <ASPEED_GPIO(A, 2)>;\n+\t\toutput-high;\n+\t};\n+\n+\tmb_bmc_hbsp_isp_n {\n+\t\tgpio-hog;\n+\t\tlabel = \"MB_BMC_HBSP_ISP_N\";\n+\t\tgpios = <ASPEED_GPIO(A, 3) GPIO_ACTIVE_LOW>;\n+\t\tlinux,code = <ASPEED_GPIO(A, 3)>;\n+\t\toutput-high;\n+\t};\n+\t// D0-D7\n+\tjtag_pld_en {\n+\t\tgpio-hog;\n+\t\tlabel = \"JTAG_PLD_EN\";\n+\t\tgpios = <ASPEED_GPIO(D, 6) GPIO_ACTIVE_HIGH>;\n+\t\tlinux,code = <ASPEED_GPIO(D, 6)>;\n+\t\toutput-low;\n+\t};\n+\tFM_BMC_DBP_PRESENT_R_N {\n+\t\tgpio-hog;\n+\t\tlabel = \"FM_BMC_DBP_PRESENT_R_N\";\n+\t\tgpios = <ASPEED_GPIO(E, 5) GPIO_ACTIVE_LOW>;\n+\t\tlinux,code = <ASPEED_GPIO(E, 5)>;\n+\t\toutput-high;\n+\t};\n+\n+\t// F0-F7\n+\tIRQ_BMC_PCH_NMI_R {\n+\t\tgpio-hog;\n+\t\tlabel = \"IRQ_BMC_PCH_NMI_R\";\n+\t\tgpios = <ASPEED_GPIO(F, 0) GPIO_ACTIVE_HIGH>;\n+\t\tlinux,code = <ASPEED_GPIO(F, 0)>;\n+\t\toutput-low;\n+\t};\n+\n+\tFM_CPU2_DISABLE_COD_N {\n+\t\tgpio-hog;\n+\t\tlabel = \"FM_CPU2_DISABLE_COD_N\";\n+\t\tgpios = <ASPEED_GPIO(F, 1) GPIO_ACTIVE_LOW>;\n+\t\tlinux,code = <ASPEED_GPIO(F, 1)>;\n+\t\toutput-high;\n+\t};\n+\n+\tSPI_SYSBIOS_BMC_SEL {\n+\t\tgpio-hog;\n+\t\tlabel = \"SPI_SYSBIOS_BMC_SEL\";\n+\t\tgpios = <ASPEED_GPIO(F, 2) GPIO_ACTIVE_LOW>;\n+\t\tlinux,code = <ASPEED_GPIO(F, 2)>;\n+\t\toutput-high;\n+\t};\n+\t// Q0-Q7\n+\tFM_BMC_CPU_PWR_DEBUG_R_N {\n+\t\tgpio-hog;\n+\t\tlabel = \"FM_BMC_CPU_PWR_DEBUG_R_N\";\n+\t\tgpios = <ASPEED_GPIO(Q, 7) GPIO_ACTIVE_LOW>;\n+\t\tlinux,code = <ASPEED_GPIO(Q, 7)>;\n+\t\toutput-high;\n+\t};\n+};\n+\n+\n+&fmc {\n+\tstatus = \"okay\";\n+\tflash@0 {\n+\t\tstatus = \"okay\";\n+\t\tm25p,fast-read;\n+\t\tlabel = \"bmc\";\n+\t\tspi-max-frequency = <50000000>;\n+#include \"openbmc-flash-layout.dtsi\"\n+\t};\n+};\n+\n+&spi1 {\n+\tstatus = \"okay\";\n+\tflash@0 {\n+\t\tstatus = \"okay\";\n+\t\tm25p,fast-read;\n+\t\tlabel = \"pnor\";\n+\t\tspi-max-frequency = <100000000>;\n+\t};\n+};\n+\n+&spi2 {\n+\tstatus = \"okay\";\n+};\n+\n+&uart5 {\n+\tstatus = \"okay\";\n+};\n+\n+&mac0 {\n+\tstatus = \"okay\";\n+\n+\tpinctrl-names = \"default\";\n+\tpinctrl-0 = <&pinctrl_rgmii1_default &pinctrl_mdio1_default>;\n+};\n+\n+&mac1 {\n+\tstatus = \"okay\";\n+\n+\tpinctrl-names = \"default\";\n+\tpinctrl-0 = <&pinctrl_rgmii2_default &pinctrl_mdio2_default>;\n+};\n+\n+&adc {\n+\tstatus = \"okay\";\n+};\n+\n+&i2c0 {\n+\tstatus = \"okay\";\n+};\n+\n+&i2c1 {\n+\tstatus = \"okay\";\n+\n+\teeprom@54 {\n+ compatible = \"atmel,24c64\";\n+ reg = <0x54>;\n+ pagesize = <32>;\n+ };\n+};\n+\n+&i2c2 {\n+\tstatus = \"okay\";\n+};\n+\n+&i2c3 {\n+\tstatus = \"okay\";\n+\n+\ttmp75@48 {\n+\t\tcompatible = \"ti,tmp75\";\n+\t\treg = <0x48>;\n+\t};\t\n+\n+\ttmp75@4b {\n+\t\tcompatible = \"ti,tmp75\";\n+\t\treg = <0x4b>;\n+\t};\t\n+\n+\ttmp75@4c {\n+\t\tcompatible = \"ti,tmp75\";\n+\t\treg = <0x4c>;\n+\t};\n+\n+\ttmp75@4d {\n+\t\tcompatible = \"ti,tmp75\";\n+\t\treg = <0x4d>;\n+\t};\n+\n+\tvr-controller@5a {\n+\t\tcompatible = \"ti,tps53679\";\n+\t\treg = <0x5a>;\n+\t};\t\n+\n+\tvr-controller@5d {\n+\t\tcompatible = \"ti,tps53679\";\n+\t\treg = <0x5d>;\n+\t};\t\n+\n+\tvr-controller@68 {\n+\t\tcompatible = \"ti,tps53679\";\n+\t\treg = <0x68>;\n+\t};\t\n+\n+\tvr-controller@6a {\n+\t\tcompatible = \"ti,tps53679\";\n+\t\treg = <0x6a>;\n+\t};\t\n+\t\n+\tvr-controller@6c {\n+\t\tcompatible = \"ti,tps53679\";\n+\t\treg = <0x6c>;\n+\t};\t\n+\t\n+\tvr-controller@6e {\n+\t\tcompatible = \"ti,tps53679\";\n+\t\treg = <0x6e>;\n+\t};\t\n+\n+};\n+\n+&i2c4 {\n+\tstatus = \"okay\";\n+\n+\teeprom@51 {\n+ compatible = \"atmel,24c64\";\n+ reg = <0x51>;\n+ pagesize = <32>;\n+ };\n+};\n+\n+&i2c5 {\n+\tstatus = \"okay\";\n+};\n+\n+&i2c6 {\n+\tstatus = \"okay\";\n+};\n+\n+&i2c7 {\n+\tstatus = \"okay\";\n+\t\n+\tpower-supply@58 {\n+\t\tcompatible = \"pmbus\";\n+\t\treg = <0x58>;\n+\t};\n+\n+\tpower-supply@59 {\n+\t\tcompatible = \"pmbus\";\n+\t\treg = <0x59>;\n+\t};\n+};\n+\n+\n+&sdmmc {\n+\tstatus = \"okay\";\n+};\n+\n+&sdhci0 {\n+\tstatus = \"okay\";\n+\n+\tpinctrl-names = \"default\";\n+\tpinctrl-0 = <&pinctrl_sd1_default>;\n+};\n+\n+/*\n+ * Enable port A as device (via the virtual hub) and port B as\n+ * host by default on the eval board. This can be easily changed\n+ * by replacing the override below with &ehci0 { ... } to enable\n+ * host on both ports.\n+ */\n+&vhub {\n+\tstatus = \"okay\";\n+};\n+\n+&ehci1 {\n+\tstatus = \"okay\";\n+};\n+\n+&uhci {\n+\tstatus = \"okay\";\n+};\n+\n+&gfx {\n+ status = \"okay\";\n+ memory-region = <&gfx_memory>;\n+};\n+\n+&pwm_tacho {\n+\tstatus = \"okay\";\n+\tpinctrl-names = \"default\";\n+\tpinctrl-0 = <&pinctrl_pwm0_default &pinctrl_pwm1_default\n+\t\t&pinctrl_pwm2_default &pinctrl_pwm3_default\n+\t\t&pinctrl_pwm4_default &pinctrl_pwm5_default\n+\t\t&pinctrl_pwm6_default &pinctrl_pwm7_default>;\n+\n+\tfan@0 {\n+\t\treg = <0x00>;\n+\t\taspeed,fan-tach-ch = /bits/ 8 <0x00 0x01>;\n+\t};\n+\n+\tfan@1 {\n+\t\treg = <0x01>;\n+\t\taspeed,fan-tach-ch = /bits/ 8 <0x02 0x03>;\n+\t};\n+\n+\tfan@2 {\n+\t\treg = <0x02>;\n+\t\taspeed,fan-tach-ch = /bits/ 8 <0x04 0x05>;\n+\t};\n+\n+\tfan@3 {\n+\t\treg = <0x03>;\n+\t\taspeed,fan-tach-ch = /bits/ 8 <0x06 0x07>;\n+\t};\n+\n+\tfan@4 {\n+\t\treg = <0x04>;\n+\t\taspeed,fan-tach-ch = /bits/ 8 <0x08 0x09>;\n+\t};\n+\n+\tfan@5 {\n+\t\treg = <0x05>;\n+\t\taspeed,fan-tach-ch = /bits/ 8 <0x0a 0x0b>;\n+\t};\n+\n+\tfan@6 {\n+\t\treg = <0x06>;\n+\t\taspeed,fan-tach-ch = /bits/ 8 <0x0c 0x0d>;\n+\t};\n+\n+\tfan@7 {\n+\t\treg = <0x07>;\n+\t\taspeed,fan-tach-ch = /bits/ 8 <0x0e 0x0f>;\n+\t};\n+\n+};\n+\n", "prefixes": [] }