Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/1414993/?format=api
{ "id": 1414993, "url": "http://patchwork.ozlabs.org/api/patches/1414993/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/patch/20201211160612.1498780-27-sr@denx.de/", "project": { "id": 18, "url": "http://patchwork.ozlabs.org/api/projects/18/?format=api", "name": "U-Boot", "link_name": "uboot", "list_id": "u-boot.lists.denx.de", "list_email": "u-boot@lists.denx.de", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20201211160612.1498780-27-sr@denx.de>", "list_archive_url": null, "date": "2020-12-11T16:05:48", "name": "[v1,26/50] mips: octeon: Add cvmx-rst-defs.h header file", "commit_ref": "0b4c6885a7eed2a3399eb6af74a8f4c2ee9b553d", "pull_url": null, "state": "accepted", "archived": false, "hash": "f18c1984cb6bc9664718a12810ff0fa195e1f78f", "submitter": { "id": 13, "url": "http://patchwork.ozlabs.org/api/people/13/?format=api", "name": "Stefan Roese", "email": "sr@denx.de" }, "delegate": { "id": 4307, "url": "http://patchwork.ozlabs.org/api/users/4307/?format=api", "username": "danielschwierzeck", "first_name": "Daniel", "last_name": "Schwierzeck", "email": "daniel.schwierzeck@googlemail.com" }, "mbox": "http://patchwork.ozlabs.org/project/uboot/patch/20201211160612.1498780-27-sr@denx.de/mbox/", "series": [ { "id": 220054, "url": "http://patchwork.ozlabs.org/api/series/220054/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/list/?series=220054", "date": "2020-12-11T16:05:23", "name": "mips: octeon: Add serdes and device helper support incl. DM PCIe driver", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/220054/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/1414993/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/1414993/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<u-boot-bounces@lists.denx.de>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@bilbo.ozlabs.org", "Authentication-Results": [ "ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de\n (client-ip=85.214.62.61; helo=phobos.denx.de;\n envelope-from=u-boot-bounces@lists.denx.de; receiver=<UNKNOWN>)", "ozlabs.org;\n dmarc=none (p=none dis=none) header.from=denx.de", "ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=denx.de header.i=@denx.de header.a=rsa-sha256\n header.s=phobos-20191101 header.b=Myg2WBlZ;\n\tdkim-atps=neutral", "phobos.denx.de;\n dmarc=none (p=none dis=none) header.from=denx.de", "phobos.denx.de;\n spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de", "phobos.denx.de;\n dmarc=none (p=none dis=none) header.from=denx.de", "phobos.denx.de; spf=none smtp.mailfrom=sr@denx.de" ], "Received": [ "from phobos.denx.de (phobos.denx.de [85.214.62.61])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange X25519 server-signature RSA-PSS (4096 bits))\n\t(No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 4CswhT72bWz9sTL\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 12 Dec 2020 03:09:13 +1100 (AEDT)", "from h2850616.stratoserver.net (localhost [IPv6:::1])\n\tby phobos.denx.de (Postfix) with ESMTP id 664E782785;\n\tFri, 11 Dec 2020 17:07:19 +0100 (CET)", "by phobos.denx.de (Postfix, from userid 109)\n id 2CA8A82785; Fri, 11 Dec 2020 17:07:05 +0100 (CET)", "from mx2.mailbox.org (mx2a.mailbox.org\n [IPv6:2001:67c:2050:104:0:2:25:2])\n (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits))\n (No client certificate requested)\n by phobos.denx.de (Postfix) with ESMTPS id C7AFA8268A\n for <u-boot@lists.denx.de>; Fri, 11 Dec 2020 17:06:25 +0100 (CET)", "from smtp1.mailbox.org (smtp1.mailbox.org [80.241.60.240])\n (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n key-exchange ECDHE (P-384) server-signature RSA-PSS (4096 bits) server-digest\n SHA256) (No client certificate requested)\n by mx2.mailbox.org (Postfix) with ESMTPS id 8C85EA0B8E;\n Fri, 11 Dec 2020 17:06:24 +0100 (CET)", "from smtp1.mailbox.org ([80.241.60.240])\n by spamfilter03.heinlein-hosting.de (spamfilter03.heinlein-hosting.de\n [80.241.56.117]) (amavisd-new, port 10030)\n with ESMTP id AvGg33tcRYSW; Fri, 11 Dec 2020 17:06:21 +0100 (CET)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=denx.de;\n\ts=phobos-20191101; t=1607702839;\n\tbh=QH+ZAREsOeRxboJTURxgFENx31Xo97lg8YPIGxXHn3k=;\n\th=From:To:Cc:Subject:Date:In-Reply-To:References:List-Id:\n\t List-Unsubscribe:List-Archive:List-Post:List-Help:List-Subscribe:\n\t From;\n\tb=Myg2WBlZg+hB7eMgfIjCBzvZScy0Sic6ZQMsao+EHyQcFgrIKJMmLDrXK8ldPlNKi\n\t dWr64N8hxA3a0dcU0V/adELPYzAKSh9K/reIgsO6wxK9zmKcn03tNnXnMu1VT7tH1n\n\t csVelpHi1+6MhGJkvib9Vam7ShlNwk487/LGNrwf/Xg/eOvWXVUx2LPmQo8t/KTqU9\n\t yZsgGBx46h+ael0jcV6wzAkAGpUlm2vV4LY8xU8CZ4wl5z+ZQfi9U5PRAsROQT0U8z\n\t o5FmcubzrxlSUEi2BkQfkoxSJWgHqs93QqLwc1LSgwmby8pkBwuEVq1I896z32lhhS\n\t 5/BTZC7tPyCxQ==", "X-Spam-Checker-Version": "SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de", "X-Spam-Level": "", "X-Spam-Status": "No, score=-2.6 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_LOW,\n SPF_HELO_NONE autolearn=ham autolearn_force=no version=3.4.2", "From": "Stefan Roese <sr@denx.de>", "To": "u-boot@lists.denx.de", "Cc": "daniel.schwierzeck@gmail.com, awilliams@marvell.com, cchavva@marvell.com", "Subject": "[PATCH v1 26/50] mips: octeon: Add cvmx-rst-defs.h header file", "Date": "Fri, 11 Dec 2020 17:05:48 +0100", "Message-Id": "<20201211160612.1498780-27-sr@denx.de>", "In-Reply-To": "<20201211160612.1498780-1-sr@denx.de>", "References": "<20201211160612.1498780-1-sr@denx.de>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-MBO-SPAM-Probability": "", "X-Rspamd-Score": "-0.74 / 15.00 / 15.00", "X-Rspamd-Queue-Id": "931AD188F", "X-Rspamd-UID": "0dc38a", "X-BeenThere": "u-boot@lists.denx.de", "X-Mailman-Version": "2.1.34", "Precedence": "list", "List-Id": "U-Boot discussion <u-boot.lists.denx.de>", "List-Unsubscribe": "<https://lists.denx.de/options/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=unsubscribe>", "List-Archive": "<https://lists.denx.de/pipermail/u-boot/>", "List-Post": "<mailto:u-boot@lists.denx.de>", "List-Help": "<mailto:u-boot-request@lists.denx.de?subject=help>", "List-Subscribe": "<https://lists.denx.de/listinfo/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=subscribe>", "Errors-To": "u-boot-bounces@lists.denx.de", "Sender": "\"U-Boot\" <u-boot-bounces@lists.denx.de>", "X-Virus-Scanned": "clamav-milter 0.102.3 at phobos.denx.de", "X-Virus-Status": "Clean" }, "content": "From: Aaron Williams <awilliams@marvell.com>\n\nImport cvmx-rst-defs.h header file from 2013 U-Boot. It will be used\nby the later added drivers to support PCIe and networking on the MIPS\nOcteon II / III platforms.\n\nSigned-off-by: Aaron Williams <awilliams@marvell.com>\nSigned-off-by: Stefan Roese <sr@denx.de>\n---\n\n .../mach-octeon/include/mach/cvmx-rst-defs.h | 77 +++++++++++++++++++\n 1 file changed, 77 insertions(+)\n create mode 100644 arch/mips/mach-octeon/include/mach/cvmx-rst-defs.h", "diff": "diff --git a/arch/mips/mach-octeon/include/mach/cvmx-rst-defs.h b/arch/mips/mach-octeon/include/mach/cvmx-rst-defs.h\nnew file mode 100644\nindex 0000000000..943e160105\n--- /dev/null\n+++ b/arch/mips/mach-octeon/include/mach/cvmx-rst-defs.h\n@@ -0,0 +1,77 @@\n+/* SPDX-License-Identifier: GPL-2.0 */\n+/*\n+ * Copyright (C) 2020 Marvell International Ltd.\n+ */\n+\n+#ifndef __CVMX_RST_DEFS_H__\n+#define __CVMX_RST_DEFS_H__\n+\n+#define CVMX_RST_CTLX(offset)\t (0x0001180006001640ull + ((offset) & 3) * 8)\n+#define CVMX_RST_SOFT_PRSTX(offset) (0x00011800060016C0ull + ((offset) & 3) * 8)\n+\n+/**\n+ * cvmx_rst_ctl#\n+ */\n+union cvmx_rst_ctlx {\n+\tu64 u64;\n+\tstruct cvmx_rst_ctlx_s {\n+\t\tu64 reserved_10_63 : 54;\n+\t\tu64 prst_link : 1;\n+\t\tu64 rst_done : 1;\n+\t\tu64 rst_link : 1;\n+\t\tu64 host_mode : 1;\n+\t\tu64 reserved_4_5 : 2;\n+\t\tu64 rst_drv : 1;\n+\t\tu64 rst_rcv : 1;\n+\t\tu64 rst_chip : 1;\n+\t\tu64 rst_val : 1;\n+\t} s;\n+\tstruct cvmx_rst_ctlx_s cn70xx;\n+\tstruct cvmx_rst_ctlx_s cn70xxp1;\n+\tstruct cvmx_rst_ctlx_s cn73xx;\n+\tstruct cvmx_rst_ctlx_s cn78xx;\n+\tstruct cvmx_rst_ctlx_s cn78xxp1;\n+\tstruct cvmx_rst_ctlx_s cnf75xx;\n+};\n+\n+typedef union cvmx_rst_ctlx cvmx_rst_ctlx_t;\n+\n+/**\n+ * cvmx_rst_soft_prst#\n+ */\n+union cvmx_rst_soft_prstx {\n+\tu64 u64;\n+\tstruct cvmx_rst_soft_prstx_s {\n+\t\tu64 reserved_1_63 : 63;\n+\t\tu64 soft_prst : 1;\n+\t} s;\n+\tstruct cvmx_rst_soft_prstx_s cn70xx;\n+\tstruct cvmx_rst_soft_prstx_s cn70xxp1;\n+\tstruct cvmx_rst_soft_prstx_s cn73xx;\n+\tstruct cvmx_rst_soft_prstx_s cn78xx;\n+\tstruct cvmx_rst_soft_prstx_s cn78xxp1;\n+\tstruct cvmx_rst_soft_prstx_s cnf75xx;\n+};\n+\n+typedef union cvmx_rst_soft_prstx cvmx_rst_soft_prstx_t;\n+\n+/**\n+ * cvmx_rst_soft_rst\n+ */\n+union cvmx_rst_soft_rst {\n+\tu64 u64;\n+\tstruct cvmx_rst_soft_rst_s {\n+\t\tu64 reserved_1_63 : 63;\n+\t\tu64 soft_rst : 1;\n+\t} s;\n+\tstruct cvmx_rst_soft_rst_s cn70xx;\n+\tstruct cvmx_rst_soft_rst_s cn70xxp1;\n+\tstruct cvmx_rst_soft_rst_s cn73xx;\n+\tstruct cvmx_rst_soft_rst_s cn78xx;\n+\tstruct cvmx_rst_soft_rst_s cn78xxp1;\n+\tstruct cvmx_rst_soft_rst_s cnf75xx;\n+};\n+\n+typedef union cvmx_rst_soft_rst cvmx_rst_soft_rst_t;\n+\n+#endif\n", "prefixes": [ "v1", "26/50" ] }