Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/1378403/?format=api
{ "id": 1378403, "url": "http://patchwork.ozlabs.org/api/patches/1378403/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/patch/20201008051250.25784-16-faiz_abbas@ti.com/", "project": { "id": 18, "url": "http://patchwork.ozlabs.org/api/projects/18/?format=api", "name": "U-Boot", "link_name": "uboot", "list_id": "u-boot.lists.denx.de", "list_email": "u-boot@lists.denx.de", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20201008051250.25784-16-faiz_abbas@ti.com>", "list_archive_url": null, "date": "2020-10-08T05:12:48", "name": "[15/17] arm: dts: k3-j7200-common-proc-board: Enable support for UHS modes", "commit_ref": null, "pull_url": null, "state": "changes-requested", "archived": false, "hash": "535a2c2c82de3b77904d2a00b1198dc3cce6248a", "submitter": { "id": 72140, "url": "http://patchwork.ozlabs.org/api/people/72140/?format=api", "name": "Faiz Abbas", "email": "faiz_abbas@ti.com" }, "delegate": { "id": 19261, "url": "http://patchwork.ozlabs.org/api/users/19261/?format=api", "username": "lokeshvutla", "first_name": "Lokesh", "last_name": "Vutla", "email": "lokeshvutla@ti.com" }, "mbox": "http://patchwork.ozlabs.org/project/uboot/patch/20201008051250.25784-16-faiz_abbas@ti.com/mbox/", "series": [ { "id": 206622, "url": "http://patchwork.ozlabs.org/api/series/206622/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/list/?series=206622", "date": "2020-10-08T05:12:33", "name": "Add support for MMC higher speed modes for TI's am65x, j721e and j7200 platforms", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/206622/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/1378403/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/1378403/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<u-boot-bounces@lists.denx.de>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@bilbo.ozlabs.org", "Authentication-Results": [ "ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de\n (client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; helo=phobos.denx.de;\n envelope-from=u-boot-bounces@lists.denx.de; receiver=<UNKNOWN>)", "ozlabs.org;\n dmarc=pass (p=quarantine dis=none) header.from=ti.com", "ozlabs.org;\n\tdkim=pass (1024-bit key;\n unprotected) header.d=ti.com header.i=@ti.com header.a=rsa-sha256\n header.s=ti-com-17Q1 header.b=S/3aDsgW;\n\tdkim-atps=neutral", "phobos.denx.de;\n dmarc=pass (p=quarantine dis=none) header.from=ti.com", "phobos.denx.de;\n spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de", "phobos.denx.de;\n\tdkim=pass (1024-bit key;\n unprotected) header.d=ti.com header.i=@ti.com header.b=\"S/3aDsgW\";\n\tdkim-atps=neutral", "phobos.denx.de;\n dmarc=pass (p=quarantine dis=none) header.from=ti.com", "phobos.denx.de;\n spf=pass smtp.mailfrom=faiz_abbas@ti.com" ], "Received": [ "from phobos.denx.de (phobos.denx.de\n [IPv6:2a01:238:438b:c500:173d:9f52:ddab:ee01])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange X25519 server-signature RSA-PSS (4096 bits))\n\t(No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 4C6KDk4FKdz9sRk\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 8 Oct 2020 16:16:22 +1100 (AEDT)", "from h2850616.stratoserver.net (localhost [IPv6:::1])\n\tby phobos.denx.de (Postfix) with ESMTP id F3BF382421;\n\tThu, 8 Oct 2020 07:13:58 +0200 (CEST)", "by phobos.denx.de (Postfix, from userid 109)\n id 83C9F82429; Thu, 8 Oct 2020 07:13:57 +0200 (CEST)", "from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142])\n (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n (No client certificate requested)\n by phobos.denx.de (Postfix) with ESMTPS id EBD2080390\n for <u-boot@lists.denx.de>; Thu, 8 Oct 2020 07:13:54 +0200 (CEST)", "from fllv0034.itg.ti.com ([10.64.40.246])\n by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 0985Dr5S050526;\n Thu, 8 Oct 2020 00:13:53 -0500", "from DLEE113.ent.ti.com (dlee113.ent.ti.com [157.170.170.24])\n by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 0985Dr94084172\n (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL);\n Thu, 8 Oct 2020 00:13:53 -0500", "from DLEE101.ent.ti.com (157.170.170.31) by DLEE113.ent.ti.com\n (157.170.170.24) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Thu, 8 Oct\n 2020 00:13:53 -0500", "from lelv0327.itg.ti.com (10.180.67.183) by DLEE101.ent.ti.com\n (157.170.170.31) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via\n Frontend Transport; Thu, 8 Oct 2020 00:13:53 -0500", "from a0230074-Latitude-E7470.ent.ti.com (ileax41-snat.itg.ti.com\n [10.172.224.153])\n by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 0985Cpxr022642;\n Thu, 8 Oct 2020 00:13:51 -0500" ], "X-Spam-Checker-Version": "SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de", "X-Spam-Level": "", "X-Spam-Status": "No, score=-2.7 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,\n DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,RCVD_IN_MSPIKE_H3,\n RCVD_IN_MSPIKE_WL,SPF_HELO_NONE,URIBL_BLOCKED autolearn=ham\n autolearn_force=no version=3.4.2", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com;\n s=ti-com-17Q1; t=1602134033;\n bh=opjv9/7HphNRALyFPg16LxHEJnnZOiEcSboGj+7vtM0=;\n h=From:To:CC:Subject:Date:In-Reply-To:References;\n b=S/3aDsgWcKE5In3Ot1QNO7c9zblddTTSIA2+AT315NAL1e1pK5lQLEbny3qupRpHL\n aWsgoE8iKKjF1uDHt/0LEJ/NhyHm/P6ybU1IvJ9O+KPOafa93/K52cC7xWI2flKOqP\n RUnve0pimII7cMoglQcnSMQeDD4KD4Mq7zBcOQLw=", "From": "Faiz Abbas <faiz_abbas@ti.com>", "To": "<u-boot@lists.denx.de>, <peng.fan@nxp.com>, <lokeshvutla@ti.com>", "CC": "<faiz_abbas@ti.com>", "Subject": "[PATCH 15/17] arm: dts: k3-j7200-common-proc-board: Enable support\n for UHS modes", "Date": "Thu, 8 Oct 2020 10:42:48 +0530", "Message-ID": "<20201008051250.25784-16-faiz_abbas@ti.com>", "X-Mailer": "git-send-email 2.17.1", "In-Reply-To": "<20201008051250.25784-1-faiz_abbas@ti.com>", "References": "<20201008051250.25784-1-faiz_abbas@ti.com>", "MIME-Version": "1.0", "Content-Type": "text/plain", "X-EXCLAIMER-MD-CONFIG": "e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180", "X-BeenThere": "u-boot@lists.denx.de", "X-Mailman-Version": "2.1.34", "Precedence": "list", "List-Id": "U-Boot discussion <u-boot.lists.denx.de>", "List-Unsubscribe": "<https://lists.denx.de/options/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=unsubscribe>", "List-Archive": "<https://lists.denx.de/pipermail/u-boot/>", "List-Post": "<mailto:u-boot@lists.denx.de>", "List-Help": "<mailto:u-boot-request@lists.denx.de?subject=help>", "List-Subscribe": "<https://lists.denx.de/listinfo/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=subscribe>", "Errors-To": "u-boot-bounces@lists.denx.de", "Sender": "\"U-Boot\" <u-boot-bounces@lists.denx.de>", "X-Virus-Scanned": "clamav-milter 0.102.3 at phobos.denx.de", "X-Virus-Status": "Clean" }, "content": "Add support for UHS modes by adding the regulators to power cycle\nand voltage switch the card. Also add pinmuxes required for each\nnode.\n\nSigned-off-by: Faiz Abbas <faiz_abbas@ti.com>\n---\n arch/arm/dts/k3-j7200-common-proc-board.dts | 49 ++++++++++++++++++-\n .../arm/dts/k3-j7200-r5-common-proc-board.dts | 15 ++++++\n 2 files changed, 62 insertions(+), 2 deletions(-)", "diff": "diff --git a/arch/arm/dts/k3-j7200-common-proc-board.dts b/arch/arm/dts/k3-j7200-common-proc-board.dts\nindex cc3d933cbb..20974aff59 100644\n--- a/arch/arm/dts/k3-j7200-common-proc-board.dts\n+++ b/arch/arm/dts/k3-j7200-common-proc-board.dts\n@@ -7,6 +7,7 @@\n \n #include <dt-bindings/net/ti-dp83867.h>\n #include \"k3-j7200-som-p0.dtsi\"\n+#include <dt-bindings/gpio/gpio.h>\n \n / {\n \tchosen {\n@@ -20,6 +21,29 @@\n \t\tremoteproc2 = &main_r5fss0_core0;\n \t\tremoteproc3 = &main_r5fss0_core1;\n \t};\n+\n+\tvdd_mmc1: fixedregulator-sd {\n+\t\tcompatible = \"regulator-fixed\";\n+\t\tregulator-name = \"vdd_mmc1\";\n+\t\tregulator-min-microvolt = <3300000>;\n+\t\tregulator-max-microvolt = <3300000>;\n+\t\tregulator-boot-on;\n+\t\tenable-active-high;\n+\t\tgpio = <&exp2 2 GPIO_ACTIVE_HIGH>;\n+\t};\n+\n+\tvdd_sd_dv: gpio-regulator-vdd-sd-dv {\n+\t\tcompatible = \"regulator-gpio\";\n+\t\tregulator-name = \"vdd_sd_dv\";\n+\t\tpinctrl-names = \"default\";\n+\t\tpinctrl-0 = <&vdd_sd_dv_pins_default>;\n+\t\tregulator-min-microvolt = <1800000>;\n+\t\tregulator-max-microvolt = <3300000>;\n+\t\tregulator-boot-on;\n+\t\tgpios = <&main_gpio0 55 GPIO_ACTIVE_HIGH>;\n+\t\tstates = <1800000 0x0\n+\t\t\t 3300000 0x1>;\n+\t};\n };\n \n &wkup_pmx0 {\n@@ -69,6 +93,25 @@\n \t\t>;\n \t};\n \n+\tmain_mmc1_pins_default: main_mmc1_pins_default {\n+\t\tpinctrl-single,pins = <\n+\t\t\tJ721E_IOPAD(0x104, PIN_INPUT, 0) /* (M20) MMC1_CMD */\n+\t\t\tJ721E_IOPAD(0x100, PIN_INPUT, 0) /* (P21) MMC1_CLK */\n+\t\t\tJ721E_IOPAD(0xfc, PIN_INPUT, 0) /* (P25) MMC1_CLKLB */\n+\t\t\tJ721E_IOPAD(0xf8, PIN_INPUT, 0) /* (M19) MMC1_DAT0 */\n+\t\t\tJ721E_IOPAD(0xf4, PIN_INPUT, 0) /* (N21) MMC1_DAT1 */\n+\t\t\tJ721E_IOPAD(0xf0, PIN_INPUT, 0) /* (N20) MMC1_DAT2 */\n+\t\t\tJ721E_IOPAD(0xec, PIN_INPUT, 0) /* (N19) MMC1_DAT3 */\n+\t\t\tJ721E_IOPAD(0xe4, PIN_INPUT, 8) /* (V1) TIMER_IO0.MMC1_SDCD */\n+\t\t>;\n+\t};\n+\n+\tvdd_sd_dv_pins_default: vdd_sd_dv_pins_default {\n+\t\tpinctrl-single,pins = <\n+\t\t\tJ721E_IOPAD(0xd0, PIN_INPUT, 7) /* (T5) SPI0_D1.GPIO0_55 */\n+\t\t>;\n+\t};\n+\n \tmain_usbss0_pins_default: main_usbss0_pins_default {\n \t\tpinctrl-single,pins = <\n \t\t\tJ721E_IOPAD(0x120, PIN_OUTPUT, 0) /* (T4) USB0_DRVVBUS */\n@@ -140,10 +183,12 @@\n \n &main_sdhci1 {\n \t/* SD card */\n+\tpinctrl-0 = <&main_mmc1_pins_default>;\n+\tpinctrl-names = \"default\";\n+\tvmmc-supply = <&vdd_mmc1>;\n+\tvqmmc-supply = <&vdd_sd_dv>;\n \tti,driver-strength-ohm = <50>;\n \tdisable-wp;\n-\tno-1-8-v;\n-\tsdhci-caps-mask = <0x8000000F 0x0>;\n };\n \n &main_i2c0 {\ndiff --git a/arch/arm/dts/k3-j7200-r5-common-proc-board.dts b/arch/arm/dts/k3-j7200-r5-common-proc-board.dts\nindex db63d93777..288f4bf565 100644\n--- a/arch/arm/dts/k3-j7200-r5-common-proc-board.dts\n+++ b/arch/arm/dts/k3-j7200-r5-common-proc-board.dts\n@@ -161,6 +161,19 @@\n \t\t>;\n \t};\n \n+\tmain_mmc1_pins_default: main_mmc1_pins_default {\n+\t\tpinctrl-single,pins = <\n+\t\t\tJ721E_IOPAD(0x104, PIN_INPUT, 0) /* (M20) MMC1_CMD */\n+\t\t\tJ721E_IOPAD(0x100, PIN_INPUT, 0) /* (P21) MMC1_CLK */\n+\t\t\tJ721E_IOPAD(0xfc, PIN_INPUT, 0) /* (P25) MMC1_CLKLB */\n+\t\t\tJ721E_IOPAD(0xf8, PIN_INPUT, 0) /* (M19) MMC1_DAT0 */\n+\t\t\tJ721E_IOPAD(0xf4, PIN_INPUT, 0) /* (N21) MMC1_DAT1 */\n+\t\t\tJ721E_IOPAD(0xf0, PIN_INPUT, 0) /* (N20) MMC1_DAT2 */\n+\t\t\tJ721E_IOPAD(0xec, PIN_INPUT, 0) /* (N19) MMC1_DAT3 */\n+\t\t\tJ721E_IOPAD(0xe4, PIN_INPUT, 8) /* (V1) TIMER_IO0.MMC1_SDCD */\n+\t\t>;\n+\t};\n+\n \tmain_usbss0_pins_default: main_usbss0_pins_default {\n \t\tpinctrl-single,pins = <\n \t\t\tJ721E_IOPAD(0x120, PIN_OUTPUT, 0) /* (T4) USB0_DRVVBUS */\n@@ -197,6 +210,8 @@\n \t/delete-property/ power-domains;\n \t/delete-property/ assigned-clocks;\n \t/delete-property/ assigned-clock-parents;\n+\tpinctrl-0 = <&main_mmc1_pins_default>;\n+\tpinctrl-names = \"default\";\n \tclock-names = \"clk_xin\";\n \tclocks = <&clk_200mhz>;\n \tti,driver-strength-ohm = <50>;\n", "prefixes": [ "15/17" ] }