Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/1234511/?format=api
{ "id": 1234511, "url": "http://patchwork.ozlabs.org/api/patches/1234511/?format=api", "web_url": "http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20200206092013.23388-3-anthony.l.nguyen@intel.com/", "project": { "id": 46, "url": "http://patchwork.ozlabs.org/api/projects/46/?format=api", "name": "Intel Wired Ethernet development", "link_name": "intel-wired-lan", "list_id": "intel-wired-lan.osuosl.org", "list_email": "intel-wired-lan@osuosl.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20200206092013.23388-3-anthony.l.nguyen@intel.com>", "list_archive_url": null, "date": "2020-02-06T09:20:01", "name": "[S37,v3,03/15] ice: display supported and advertised link modes", "commit_ref": null, "pull_url": null, "state": "accepted", "archived": false, "hash": "e28f46eaaff3b4b72df79e8e063ad8c98e3fbd4c", "submitter": { "id": 68875, "url": "http://patchwork.ozlabs.org/api/people/68875/?format=api", "name": "Tony Nguyen", "email": "anthony.l.nguyen@intel.com" }, "delegate": { "id": 68, "url": "http://patchwork.ozlabs.org/api/users/68/?format=api", "username": "jtkirshe", "first_name": "Jeff", "last_name": "Kirsher", "email": "jeffrey.t.kirsher@intel.com" }, "mbox": "http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20200206092013.23388-3-anthony.l.nguyen@intel.com/mbox/", "series": [ { "id": 157176, "url": "http://patchwork.ozlabs.org/api/series/157176/?format=api", "web_url": "http://patchwork.ozlabs.org/project/intel-wired-lan/list/?series=157176", "date": "2020-02-06T09:20:02", "name": "[S37,v3,01/15] ice: Fix DCB rebuild after reset", "version": 3, "mbox": "http://patchwork.ozlabs.org/series/157176/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/1234511/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/1234511/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<intel-wired-lan-bounces@osuosl.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "intel-wired-lan@lists.osuosl.org" ], "Delivered-To": [ "patchwork-incoming@bilbo.ozlabs.org", "intel-wired-lan@lists.osuosl.org" ], "Authentication-Results": [ "ozlabs.org; spf=pass (sender SPF authorized)\n\tsmtp.mailfrom=osuosl.org (client-ip=140.211.166.137;\n\thelo=fraxinus.osuosl.org;\n\tenvelope-from=intel-wired-lan-bounces@osuosl.org;\n\treceiver=<UNKNOWN>)", "ozlabs.org;\n\tdmarc=fail (p=none dis=none) header.from=intel.com" ], "Received": [ "from fraxinus.osuosl.org (smtp4.osuosl.org [140.211.166.137])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256\n\tbits)) (No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 48D5d74fy8z9sRG\n\tfor <incoming@patchwork.ozlabs.org>;\n\tFri, 7 Feb 2020 04:53:15 +1100 (AEDT)", "from localhost (localhost [127.0.0.1])\n\tby fraxinus.osuosl.org (Postfix) with ESMTP id 3680486166;\n\tThu, 6 Feb 2020 17:53:14 +0000 (UTC)", "from fraxinus.osuosl.org ([127.0.0.1])\n\tby localhost (.osuosl.org [127.0.0.1]) (amavisd-new, port 10024)\n\twith ESMTP id aETDkfcCrEts; Thu, 6 Feb 2020 17:53:13 +0000 (UTC)", "from ash.osuosl.org (ash.osuosl.org [140.211.166.34])\n\tby fraxinus.osuosl.org (Postfix) with ESMTP id 2A99C8614A;\n\tThu, 6 Feb 2020 17:53:13 +0000 (UTC)", "from fraxinus.osuosl.org (smtp4.osuosl.org [140.211.166.137])\n\tby ash.osuosl.org (Postfix) with ESMTP id 245791BF9B6\n\tfor <intel-wired-lan@lists.osuosl.org>;\n\tThu, 6 Feb 2020 17:53:09 +0000 (UTC)", "from localhost (localhost [127.0.0.1])\n\tby fraxinus.osuosl.org (Postfix) with ESMTP id 216B286102\n\tfor <intel-wired-lan@lists.osuosl.org>;\n\tThu, 6 Feb 2020 17:53:09 +0000 (UTC)", "from fraxinus.osuosl.org ([127.0.0.1])\n\tby localhost (.osuosl.org [127.0.0.1]) (amavisd-new, port 10024)\n\twith ESMTP id wtVIE_MZj4MX for <intel-wired-lan@lists.osuosl.org>;\n\tThu, 6 Feb 2020 17:53:08 +0000 (UTC)", "from mga04.intel.com (mga04.intel.com [192.55.52.120])\n\tby fraxinus.osuosl.org (Postfix) with ESMTPS id 182D2860F9\n\tfor <intel-wired-lan@lists.osuosl.org>;\n\tThu, 6 Feb 2020 17:53:08 +0000 (UTC)", "from fmsmga004.fm.intel.com ([10.253.24.48])\n\tby fmsmga104.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384;\n\t06 Feb 2020 09:53:07 -0800", "from unknown (HELO localhost.jf.intel.com) ([10.166.244.174])\n\tby fmsmga004.fm.intel.com with ESMTP; 06 Feb 2020 09:53:06 -0800" ], "X-Virus-Scanned": [ "amavisd-new at osuosl.org", "amavisd-new at osuosl.org" ], "X-Greylist": "domain auto-whitelisted by SQLgrey-1.7.6", "X-Amp-Result": "SKIPPED(no attachment in message)", "X-Amp-File-Uploaded": "False", "X-ExtLoop1": "1", "X-IronPort-AV": "E=Sophos;i=\"5.70,410,1574150400\"; d=\"scan'208\";a=\"255160930\"", "From": "Tony Nguyen <anthony.l.nguyen@intel.com>", "To": "intel-wired-lan@lists.osuosl.org", "Date": "Thu, 6 Feb 2020 01:20:01 -0800", "Message-Id": "<20200206092013.23388-3-anthony.l.nguyen@intel.com>", "X-Mailer": "git-send-email 2.20.1", "In-Reply-To": "<20200206092013.23388-1-anthony.l.nguyen@intel.com>", "References": "<20200206092013.23388-1-anthony.l.nguyen@intel.com>", "MIME-Version": "1.0", "Subject": "[Intel-wired-lan] [PATCH S37 v3 03/15] ice: display supported and\n\tadvertised link modes", "X-BeenThere": "intel-wired-lan@osuosl.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "Intel Wired Ethernet Linux Kernel Driver Development\n\t<intel-wired-lan.osuosl.org>", "List-Unsubscribe": "<https://lists.osuosl.org/mailman/options/intel-wired-lan>, \n\t<mailto:intel-wired-lan-request@osuosl.org?subject=unsubscribe>", "List-Archive": "<http://lists.osuosl.org/pipermail/intel-wired-lan/>", "List-Post": "<mailto:intel-wired-lan@osuosl.org>", "List-Help": "<mailto:intel-wired-lan-request@osuosl.org?subject=help>", "List-Subscribe": "<https://lists.osuosl.org/mailman/listinfo/intel-wired-lan>, \n\t<mailto:intel-wired-lan-request@osuosl.org?subject=subscribe>", "Content-Type": "text/plain; charset=\"us-ascii\"", "Content-Transfer-Encoding": "7bit", "Errors-To": "intel-wired-lan-bounces@osuosl.org", "Sender": "\"Intel-wired-lan\" <intel-wired-lan-bounces@osuosl.org>" }, "content": "From: Paul Greenwalt <paul.greenwalt@intel.com>\n\nDisplay all of the supported and advertised link modes based on the PHY\ncapability with media.\n\nDisplaying all supported modes is more informative then only displaying\nthe current link mode.\n\nSigned-off-by: Paul Greenwalt <paul.greenwalt@intel.com>\n---\n drivers/net/ethernet/intel/ice/ice_ethtool.c | 282 +------------------\n 1 file changed, 2 insertions(+), 280 deletions(-)", "diff": "diff --git a/drivers/net/ethernet/intel/ice/ice_ethtool.c b/drivers/net/ethernet/intel/ice/ice_ethtool.c\nindex 90c6a3ca20c9..26eca4ce9e2c 100644\n--- a/drivers/net/ethernet/intel/ice/ice_ethtool.c\n+++ b/drivers/net/ethernet/intel/ice/ice_ethtool.c\n@@ -1710,291 +1710,13 @@ ice_get_settings_link_up(struct ethtool_link_ksettings *ks,\n {\n \tstruct ice_netdev_priv *np = netdev_priv(netdev);\n \tstruct ice_port_info *pi = np->vsi->port_info;\n-\tstruct ethtool_link_ksettings cap_ksettings;\n \tstruct ice_link_status *link_info;\n \tstruct ice_vsi *vsi = np->vsi;\n-\tbool unrecog_phy_high = false;\n-\tbool unrecog_phy_low = false;\n \n \tlink_info = &vsi->port_info->phy.link_info;\n \n-\t/* Initialize supported and advertised settings based on PHY settings */\n-\tswitch (link_info->phy_type_low) {\n-\tcase ICE_PHY_TYPE_LOW_100BASE_TX:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 100baseT_Full);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising,\n-\t\t\t\t\t\t 100baseT_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_100M_SGMII:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 100baseT_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_1000BASE_T:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 1000baseT_Full);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising,\n-\t\t\t\t\t\t 1000baseT_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_1G_SGMII:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 1000baseT_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_1000BASE_SX:\n-\tcase ICE_PHY_TYPE_LOW_1000BASE_LX:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 1000baseX_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_1000BASE_KX:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 1000baseKX_Full);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising,\n-\t\t\t\t\t\t 1000baseKX_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_2500BASE_T:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 2500baseT_Full);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising,\n-\t\t\t\t\t\t 2500baseT_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_2500BASE_X:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 2500baseX_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_2500BASE_KX:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 2500baseX_Full);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising,\n-\t\t\t\t\t\t 2500baseX_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_5GBASE_T:\n-\tcase ICE_PHY_TYPE_LOW_5GBASE_KR:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 5000baseT_Full);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising,\n-\t\t\t\t\t\t 5000baseT_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_10GBASE_T:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 10000baseT_Full);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising,\n-\t\t\t\t\t\t 10000baseT_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_10G_SFI_DA:\n-\tcase ICE_PHY_TYPE_LOW_10G_SFI_AOC_ACC:\n-\tcase ICE_PHY_TYPE_LOW_10G_SFI_C2C:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 10000baseT_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_10GBASE_SR:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 10000baseSR_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_10GBASE_LR:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 10000baseLR_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_10GBASE_KR_CR1:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 10000baseKR_Full);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising,\n-\t\t\t\t\t\t 10000baseKR_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_25GBASE_T:\n-\tcase ICE_PHY_TYPE_LOW_25GBASE_CR:\n-\tcase ICE_PHY_TYPE_LOW_25GBASE_CR_S:\n-\tcase ICE_PHY_TYPE_LOW_25GBASE_CR1:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 25000baseCR_Full);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising,\n-\t\t\t\t\t\t 25000baseCR_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_25G_AUI_AOC_ACC:\n-\tcase ICE_PHY_TYPE_LOW_25G_AUI_C2C:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 25000baseCR_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_25GBASE_SR:\n-\tcase ICE_PHY_TYPE_LOW_25GBASE_LR:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 25000baseSR_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_25GBASE_KR:\n-\tcase ICE_PHY_TYPE_LOW_25GBASE_KR1:\n-\tcase ICE_PHY_TYPE_LOW_25GBASE_KR_S:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 25000baseKR_Full);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising,\n-\t\t\t\t\t\t 25000baseKR_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_40GBASE_CR4:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 40000baseCR4_Full);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising,\n-\t\t\t\t\t\t 40000baseCR4_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_40G_XLAUI_AOC_ACC:\n-\tcase ICE_PHY_TYPE_LOW_40G_XLAUI:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 40000baseCR4_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_40GBASE_SR4:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 40000baseSR4_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_40GBASE_LR4:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 40000baseLR4_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_40GBASE_KR4:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 40000baseKR4_Full);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising,\n-\t\t\t\t\t\t 40000baseKR4_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_50GBASE_CR2:\n-\tcase ICE_PHY_TYPE_LOW_50GBASE_CP:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 50000baseCR2_Full);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising,\n-\t\t\t\t\t\t 50000baseCR2_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_50G_LAUI2_AOC_ACC:\n-\tcase ICE_PHY_TYPE_LOW_50G_LAUI2:\n-\tcase ICE_PHY_TYPE_LOW_50G_AUI2_AOC_ACC:\n-\tcase ICE_PHY_TYPE_LOW_50G_AUI2:\n-\tcase ICE_PHY_TYPE_LOW_50GBASE_SR:\n-\tcase ICE_PHY_TYPE_LOW_50G_AUI1_AOC_ACC:\n-\tcase ICE_PHY_TYPE_LOW_50G_AUI1:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 50000baseCR2_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_50GBASE_KR2:\n-\tcase ICE_PHY_TYPE_LOW_50GBASE_KR_PAM4:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 50000baseKR2_Full);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising,\n-\t\t\t\t\t\t 50000baseKR2_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_50GBASE_SR2:\n-\tcase ICE_PHY_TYPE_LOW_50GBASE_LR2:\n-\tcase ICE_PHY_TYPE_LOW_50GBASE_FR:\n-\tcase ICE_PHY_TYPE_LOW_50GBASE_LR:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 50000baseSR2_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_100GBASE_CR4:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 100000baseCR4_Full);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising,\n-\t\t\t\t\t\t 100000baseCR4_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_100G_CAUI4_AOC_ACC:\n-\tcase ICE_PHY_TYPE_LOW_100G_CAUI4:\n-\tcase ICE_PHY_TYPE_LOW_100G_AUI4_AOC_ACC:\n-\tcase ICE_PHY_TYPE_LOW_100G_AUI4:\n-\tcase ICE_PHY_TYPE_LOW_100GBASE_CR_PAM4:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 100000baseCR4_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_100GBASE_CP2:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 100000baseCR4_Full);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising,\n-\t\t\t\t\t\t 100000baseCR4_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_100GBASE_SR4:\n-\tcase ICE_PHY_TYPE_LOW_100GBASE_SR2:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 100000baseSR4_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_100GBASE_LR4:\n-\tcase ICE_PHY_TYPE_LOW_100GBASE_DR:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 100000baseLR4_ER4_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_LOW_100GBASE_KR4:\n-\tcase ICE_PHY_TYPE_LOW_100GBASE_KR_PAM4:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 100000baseKR4_Full);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising,\n-\t\t\t\t\t\t 100000baseKR4_Full);\n-\t\tbreak;\n-\tdefault:\n-\t\tunrecog_phy_low = true;\n-\t}\n-\n-\tswitch (link_info->phy_type_high) {\n-\tcase ICE_PHY_TYPE_HIGH_100GBASE_KR2_PAM4:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 100000baseKR4_Full);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising, Autoneg);\n-\t\tethtool_link_ksettings_add_link_mode(ks, advertising,\n-\t\t\t\t\t\t 100000baseKR4_Full);\n-\t\tbreak;\n-\tcase ICE_PHY_TYPE_HIGH_100G_CAUI2_AOC_ACC:\n-\tcase ICE_PHY_TYPE_HIGH_100G_CAUI2:\n-\tcase ICE_PHY_TYPE_HIGH_100G_AUI2_AOC_ACC:\n-\tcase ICE_PHY_TYPE_HIGH_100G_AUI2:\n-\t\tethtool_link_ksettings_add_link_mode(ks, supported,\n-\t\t\t\t\t\t 100000baseCR4_Full);\n-\t\tbreak;\n-\tdefault:\n-\t\tunrecog_phy_high = true;\n-\t}\n-\n-\tif (unrecog_phy_low && unrecog_phy_high) {\n-\t\t/* if we got here and link is up something bad is afoot */\n-\t\tnetdev_info(netdev,\n-\t\t\t \"WARNING: Unrecognized PHY_Low (0x%llx).\\n\",\n-\t\t\t (u64)link_info->phy_type_low);\n-\t\tnetdev_info(netdev,\n-\t\t\t \"WARNING: Unrecognized PHY_High (0x%llx).\\n\",\n-\t\t\t (u64)link_info->phy_type_high);\n-\t}\n-\n-\t/* Now that we've worked out everything that could be supported by the\n-\t * current PHY type, get what is supported by the NVM and intersect\n-\t * them to get what is truly supported\n-\t */\n-\tmemset(&cap_ksettings, 0, sizeof(cap_ksettings));\n-\tice_phy_type_to_ethtool(netdev, &cap_ksettings);\n-\tethtool_intersect_link_masks(ks, &cap_ksettings);\n+\t/* Get supported and advertised settings from PHY ability with media */\n+\tice_phy_type_to_ethtool(netdev, ks);\n \n \tswitch (link_info->link_speed) {\n \tcase ICE_AQ_LINK_SPEED_100GB:\n", "prefixes": [ "S37", "v3", "03/15" ] }