Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/1165383/?format=api
{ "id": 1165383, "url": "http://patchwork.ozlabs.org/api/patches/1165383/?format=api", "web_url": "http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20190920091724.51767-5-alice.michael@intel.com/", "project": { "id": 46, "url": "http://patchwork.ozlabs.org/api/projects/46/?format=api", "name": "Intel Wired Ethernet development", "link_name": "intel-wired-lan", "list_id": "intel-wired-lan.osuosl.org", "list_email": "intel-wired-lan@osuosl.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20190920091724.51767-5-alice.michael@intel.com>", "list_archive_url": null, "date": "2019-09-20T09:17:19", "name": "[next,S10,05/10] i40e: Extend PHY access with page change flag", "commit_ref": null, "pull_url": null, "state": "accepted", "archived": false, "hash": "06cfa5fbd7f69730d73f7c86f95b883d3e7ae76f", "submitter": { "id": 71123, "url": "http://patchwork.ozlabs.org/api/people/71123/?format=api", "name": "Michael, Alice", "email": "alice.michael@intel.com" }, "delegate": { "id": 68, "url": "http://patchwork.ozlabs.org/api/users/68/?format=api", "username": "jtkirshe", "first_name": "Jeff", "last_name": "Kirsher", "email": "jeffrey.t.kirsher@intel.com" }, "mbox": "http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20190920091724.51767-5-alice.michael@intel.com/mbox/", "series": [ { "id": 131821, "url": "http://patchwork.ozlabs.org/api/series/131821/?format=api", "web_url": "http://patchwork.ozlabs.org/project/intel-wired-lan/list/?series=131821", "date": "2019-09-20T09:17:15", "name": "[next,S10,01/10] i40e: Fix for persistent lldp support", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/131821/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/1165383/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/1165383/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<intel-wired-lan-bounces@osuosl.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "intel-wired-lan@lists.osuosl.org" ], "Delivered-To": [ "patchwork-incoming@bilbo.ozlabs.org", "intel-wired-lan@lists.osuosl.org" ], "Authentication-Results": [ "ozlabs.org;\n\tspf=pass (mailfrom) smtp.mailfrom=osuosl.org\n\t(client-ip=140.211.166.133; helo=hemlock.osuosl.org;\n\tenvelope-from=intel-wired-lan-bounces@osuosl.org;\n\treceiver=<UNKNOWN>)", "ozlabs.org;\n\tdmarc=fail (p=none dis=none) header.from=intel.com" ], "Received": [ "from hemlock.osuosl.org (smtp2.osuosl.org [140.211.166.133])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256\n\tbits)) (No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 46Zgw30ZdWz9sPJ\n\tfor <incoming@patchwork.ozlabs.org>;\n\tSat, 21 Sep 2019 03:40:03 +1000 (AEST)", "from localhost (localhost [127.0.0.1])\n\tby hemlock.osuosl.org (Postfix) with ESMTP id B36BD87BFF;\n\tFri, 20 Sep 2019 17:40:00 +0000 (UTC)", "from hemlock.osuosl.org ([127.0.0.1])\n\tby localhost (.osuosl.org [127.0.0.1]) (amavisd-new, port 10024)\n\twith ESMTP id niCoM5IWjOCZ; Fri, 20 Sep 2019 17:39:57 +0000 (UTC)", "from ash.osuosl.org (ash.osuosl.org [140.211.166.34])\n\tby hemlock.osuosl.org (Postfix) with ESMTP id 4B10A87A1D;\n\tFri, 20 Sep 2019 17:39:57 +0000 (UTC)", "from fraxinus.osuosl.org (smtp4.osuosl.org [140.211.166.137])\n\tby ash.osuosl.org (Postfix) with ESMTP id DB9621BF2C6\n\tfor <intel-wired-lan@lists.osuosl.org>;\n\tFri, 20 Sep 2019 17:39:53 +0000 (UTC)", "from localhost (localhost [127.0.0.1])\n\tby fraxinus.osuosl.org (Postfix) with ESMTP id D6F0885852\n\tfor <intel-wired-lan@lists.osuosl.org>;\n\tFri, 20 Sep 2019 17:39:53 +0000 (UTC)", "from fraxinus.osuosl.org ([127.0.0.1])\n\tby localhost (.osuosl.org [127.0.0.1]) (amavisd-new, port 10024)\n\twith ESMTP id fj0khO77rYYZ for <intel-wired-lan@lists.osuosl.org>;\n\tFri, 20 Sep 2019 17:39:53 +0000 (UTC)", "from mga09.intel.com (mga09.intel.com [134.134.136.24])\n\tby fraxinus.osuosl.org (Postfix) with ESMTPS id E1892857D8\n\tfor <intel-wired-lan@lists.osuosl.org>;\n\tFri, 20 Sep 2019 17:39:52 +0000 (UTC)", "from fmsmga004.fm.intel.com ([10.253.24.48])\n\tby orsmga102.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384;\n\t20 Sep 2019 10:39:51 -0700", "from alicemic-1.jf.intel.com ([10.166.17.62])\n\tby fmsmga004.fm.intel.com with ESMTP; 20 Sep 2019 10:39:51 -0700" ], "X-Virus-Scanned": [ "amavisd-new at osuosl.org", "amavisd-new at osuosl.org" ], "X-Greylist": "domain auto-whitelisted by SQLgrey-1.7.6", "X-Amp-Result": "SKIPPED(no attachment in message)", "X-Amp-File-Uploaded": "False", "X-ExtLoop1": "1", "X-IronPort-AV": "E=Sophos;i=\"5.64,529,1559545200\"; d=\"scan'208\";a=\"212635332\"", "From": "Alice Michael <alice.michael@intel.com>", "To": "alice.michael@intel.com,\n\tintel-wired-lan@lists.osuosl.org", "Date": "Fri, 20 Sep 2019 02:17:19 -0700", "Message-Id": "<20190920091724.51767-5-alice.michael@intel.com>", "X-Mailer": "git-send-email 2.21.0", "In-Reply-To": "<20190920091724.51767-1-alice.michael@intel.com>", "References": "<20190920091724.51767-1-alice.michael@intel.com>", "MIME-Version": "1.0", "Subject": "[Intel-wired-lan] [next PATCH S10 05/10] i40e: Extend PHY access\n\twith page change flag", "X-BeenThere": "intel-wired-lan@osuosl.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "Intel Wired Ethernet Linux Kernel Driver Development\n\t<intel-wired-lan.osuosl.org>", "List-Unsubscribe": "<https://lists.osuosl.org/mailman/options/intel-wired-lan>, \n\t<mailto:intel-wired-lan-request@osuosl.org?subject=unsubscribe>", "List-Archive": "<http://lists.osuosl.org/pipermail/intel-wired-lan/>", "List-Post": "<mailto:intel-wired-lan@osuosl.org>", "List-Help": "<mailto:intel-wired-lan-request@osuosl.org?subject=help>", "List-Subscribe": "<https://lists.osuosl.org/mailman/listinfo/intel-wired-lan>, \n\t<mailto:intel-wired-lan-request@osuosl.org?subject=subscribe>", "Cc": "Piotr Azarewicz <piotr.azarewicz@intel.com>", "Content-Type": "text/plain; charset=\"us-ascii\"", "Content-Transfer-Encoding": "7bit", "Errors-To": "intel-wired-lan-bounces@osuosl.org", "Sender": "\"Intel-wired-lan\" <intel-wired-lan-bounces@osuosl.org>" }, "content": "From: Piotr Azarewicz <piotr.azarewicz@intel.com>\n\nCurrently FW use MDIO I/F number corresponded with current PF for PHY\naccess. This code allow to specify used MDIO I/F number.\n\nAdd new field - command flags with only one flag for now. Added flag\ntells FW that it shouldn't change page while accessing QSFP module, as\nit was set manually.\n\nSigned-off-by: Piotr Azarewicz <piotr.azarewicz@intel.com>\n---\n .../net/ethernet/intel/i40e/i40e_adminq_cmd.h | 8 ++-\n drivers/net/ethernet/intel/i40e/i40e_common.c | 70 +++++++++++++++----\n .../net/ethernet/intel/i40e/i40e_ethtool.c | 8 +--\n .../net/ethernet/intel/i40e/i40e_prototype.h | 26 ++++---\n drivers/net/ethernet/intel/i40e/i40e_type.h | 1 +\n 5 files changed, 87 insertions(+), 26 deletions(-)", "diff": "diff --git a/drivers/net/ethernet/intel/i40e/i40e_adminq_cmd.h b/drivers/net/ethernet/intel/i40e/i40e_adminq_cmd.h\nindex 530613f31527..a23f89fb33ee 100644\n--- a/drivers/net/ethernet/intel/i40e/i40e_adminq_cmd.h\n+++ b/drivers/net/ethernet/intel/i40e/i40e_adminq_cmd.h\n@@ -2249,7 +2249,13 @@ struct i40e_aqc_phy_register_access {\n #define I40E_AQ_PHY_REG_ACCESS_EXTERNAL\t1\n #define I40E_AQ_PHY_REG_ACCESS_EXTERNAL_MODULE\t2\n \tu8\tdev_address;\n-\tu8\treserved1[2];\n+\tu8\tcmd_flags;\n+#define I40E_AQ_PHY_REG_ACCESS_DONT_CHANGE_QSFP_PAGE\t0x01\n+#define I40E_AQ_PHY_REG_ACCESS_SET_MDIO_IF_NUMBER\t0x02\n+#define I40E_AQ_PHY_REG_ACCESS_MDIO_IF_NUMBER_SHIFT\t2\n+#define I40E_AQ_PHY_REG_ACCESS_MDIO_IF_NUMBER_MASK\t(0x3 << \\\n+\t\tI40E_AQ_PHY_REG_ACCESS_MDIO_IF_NUMBER_SHIFT)\n+\tu8\treserved1;\n \t__le32\treg_address;\n \t__le32\treg_value;\n \tu8\treserved2[4];\ndiff --git a/drivers/net/ethernet/intel/i40e/i40e_common.c b/drivers/net/ethernet/intel/i40e/i40e_common.c\nindex fe553bb23d7a..ed8608b874f4 100644\n--- a/drivers/net/ethernet/intel/i40e/i40e_common.c\n+++ b/drivers/net/ethernet/intel/i40e/i40e_common.c\n@@ -5046,7 +5046,7 @@ static enum i40e_status_code i40e_led_get_reg(struct i40e_hw *hw, u16 led_addr,\n \t\tstatus =\n \t\t i40e_aq_get_phy_register(hw,\n \t\t\t\t\t\tI40E_AQ_PHY_REG_ACCESS_EXTERNAL,\n-\t\t\t\t\t\tI40E_PHY_COM_REG_PAGE,\n+\t\t\t\t\t\tI40E_PHY_COM_REG_PAGE, true,\n \t\t\t\t\t\tI40E_PHY_LED_PROV_REG_1,\n \t\t\t\t\t\treg_val, NULL);\n \t} else {\n@@ -5079,7 +5079,7 @@ static enum i40e_status_code i40e_led_set_reg(struct i40e_hw *hw, u16 led_addr,\n \t\tstatus =\n \t\t i40e_aq_set_phy_register(hw,\n \t\t\t\t\t\tI40E_AQ_PHY_REG_ACCESS_EXTERNAL,\n-\t\t\t\t\t\tI40E_PHY_COM_REG_PAGE,\n+\t\t\t\t\t\tI40E_PHY_COM_REG_PAGE, true,\n \t\t\t\t\t\tI40E_PHY_LED_PROV_REG_1,\n \t\t\t\t\t\treg_val, NULL);\n \t} else {\n@@ -5118,7 +5118,7 @@ i40e_status i40e_led_get_phy(struct i40e_hw *hw, u16 *led_addr,\n \t\tstatus =\n \t\t i40e_aq_get_phy_register(hw,\n \t\t\t\t\t I40E_AQ_PHY_REG_ACCESS_EXTERNAL,\n-\t\t\t\t\t I40E_PHY_COM_REG_PAGE,\n+\t\t\t\t\t I40E_PHY_COM_REG_PAGE, true,\n \t\t\t\t\t I40E_PHY_LED_PROV_REG_1,\n \t\t\t\t\t ®_val_aq, NULL);\n \t\tif (status == I40E_SUCCESS)\n@@ -5323,20 +5323,49 @@ void i40e_write_rx_ctl(struct i40e_hw *hw, u32 reg_addr, u32 reg_val)\n }\n \n /**\n- * i40e_aq_set_phy_register\n+ * i40e_mdio_if_number_selection - MDIO I/F number selection\n+ * @hw: pointer to the hw struct\n+ * @set_mdio: use MDIO I/F number specified by mdio_num\n+ * @mdio_num: MDIO I/F number\n+ * @cmd: pointer to PHY Register command structure\n+ **/\n+static void i40e_mdio_if_number_selection(struct i40e_hw *hw, bool set_mdio,\n+\t\t\t\t\t u8 mdio_num,\n+\t\t\t\t\t struct i40e_aqc_phy_register_access *cmd)\n+{\n+\tif (set_mdio && cmd->phy_interface == I40E_AQ_PHY_REG_ACCESS_EXTERNAL) {\n+\t\tif (hw->flags & I40E_HW_FLAG_AQ_PHY_ACCESS_EXTENDED)\n+\t\t\tcmd->cmd_flags |=\n+\t\t\t\tI40E_AQ_PHY_REG_ACCESS_SET_MDIO_IF_NUMBER |\n+\t\t\t\t((mdio_num <<\n+\t\t\t\tI40E_AQ_PHY_REG_ACCESS_MDIO_IF_NUMBER_SHIFT) &\n+\t\t\t\tI40E_AQ_PHY_REG_ACCESS_MDIO_IF_NUMBER_MASK);\n+\t\telse\n+\t\t\ti40e_debug(hw, I40E_DEBUG_PHY,\n+\t\t\t\t \"MDIO I/F number selection not supported by current FW version.\\n\");\n+\t}\n+}\n+\n+/**\n+ * i40e_aq_set_phy_register_ext\n * @hw: pointer to the hw struct\n * @phy_select: select which phy should be accessed\n * @dev_addr: PHY device address\n+ * @set_mdio: use MDIO I/F number specified by mdio_num\n+ * @mdio_num: MDIO I/F number\n * @reg_addr: PHY register address\n * @reg_val: new register value\n * @cmd_details: pointer to command details structure or NULL\n *\n * Write the external PHY register.\n+ * NOTE: In common cases MDIO I/F number should not be changed, thats why you\n+ * may use simple wrapper i40e_aq_set_phy_register.\n **/\n-i40e_status i40e_aq_set_phy_register(struct i40e_hw *hw,\n-\t\t\t\t u8 phy_select, u8 dev_addr,\n-\t\t\t\t u32 reg_addr, u32 reg_val,\n-\t\t\t\t struct i40e_asq_cmd_details *cmd_details)\n+enum i40e_status_code i40e_aq_set_phy_register_ext(struct i40e_hw *hw,\n+\t\t\t u8 phy_select, u8 dev_addr, bool page_change,\n+\t\t\t bool set_mdio, u8 mdio_num,\n+\t\t\t u32 reg_addr, u32 reg_val,\n+\t\t\t struct i40e_asq_cmd_details *cmd_details)\n {\n \tstruct i40e_aq_desc desc;\n \tstruct i40e_aqc_phy_register_access *cmd =\n@@ -5351,26 +5380,36 @@ i40e_status i40e_aq_set_phy_register(struct i40e_hw *hw,\n \tcmd->reg_address = cpu_to_le32(reg_addr);\n \tcmd->reg_value = cpu_to_le32(reg_val);\n \n+\ti40e_mdio_if_number_selection(hw, set_mdio, mdio_num, cmd);\n+\n+\tif (!page_change)\n+\t\tcmd->cmd_flags = I40E_AQ_PHY_REG_ACCESS_DONT_CHANGE_QSFP_PAGE;\n+\n \tstatus = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details);\n \n \treturn status;\n }\n \n /**\n- * i40e_aq_get_phy_register\n+ * i40e_aq_get_phy_register_ext\n * @hw: pointer to the hw struct\n * @phy_select: select which phy should be accessed\n * @dev_addr: PHY device address\n+ * @set_mdio: use MDIO I/F number specified by mdio_num\n+ * @mdio_num: MDIO I/F number\n * @reg_addr: PHY register address\n * @reg_val: read register value\n * @cmd_details: pointer to command details structure or NULL\n *\n * Read the external PHY register.\n+ * NOTE: In common cases MDIO I/F number should not be changed, thats why you\n+ * may use simple wrapper i40e_aq_get_phy_register.\n **/\n-i40e_status i40e_aq_get_phy_register(struct i40e_hw *hw,\n-\t\t\t\t u8 phy_select, u8 dev_addr,\n-\t\t\t\t u32 reg_addr, u32 *reg_val,\n-\t\t\t\t struct i40e_asq_cmd_details *cmd_details)\n+enum i40e_status_code i40e_aq_get_phy_register_ext(struct i40e_hw *hw,\n+\t\t\t u8 phy_select, u8 dev_addr, bool page_change,\n+\t\t\t bool set_mdio, u8 mdio_num,\n+\t\t\t u32 reg_addr, u32 *reg_val,\n+\t\t\t struct i40e_asq_cmd_details *cmd_details)\n {\n \tstruct i40e_aq_desc desc;\n \tstruct i40e_aqc_phy_register_access *cmd =\n@@ -5384,6 +5423,11 @@ i40e_status i40e_aq_get_phy_register(struct i40e_hw *hw,\n \tcmd->dev_address = dev_addr;\n \tcmd->reg_address = cpu_to_le32(reg_addr);\n \n+\ti40e_mdio_if_number_selection(hw, set_mdio, mdio_num, cmd);\n+\n+\tif (!page_change)\n+\t\tcmd->cmd_flags = I40E_AQ_PHY_REG_ACCESS_DONT_CHANGE_QSFP_PAGE;\n+\n \tstatus = i40e_asq_send_command(hw, &desc, NULL, 0, cmd_details);\n \tif (!status)\n \t\t*reg_val = le32_to_cpu(cmd->reg_value);\ndiff --git a/drivers/net/ethernet/intel/i40e/i40e_ethtool.c b/drivers/net/ethernet/intel/i40e/i40e_ethtool.c\nindex 765bc5174ead..67a6bd52eb95 100644\n--- a/drivers/net/ethernet/intel/i40e/i40e_ethtool.c\n+++ b/drivers/net/ethernet/intel/i40e/i40e_ethtool.c\n@@ -5261,7 +5261,7 @@ static int i40e_get_module_info(struct net_device *netdev,\n \tcase I40E_MODULE_TYPE_SFP:\n \t\tstatus = i40e_aq_get_phy_register(hw,\n \t\t\t\tI40E_AQ_PHY_REG_ACCESS_EXTERNAL_MODULE,\n-\t\t\t\tI40E_I2C_EEPROM_DEV_ADDR,\n+\t\t\t\tI40E_I2C_EEPROM_DEV_ADDR, true,\n \t\t\t\tI40E_MODULE_SFF_8472_COMP,\n \t\t\t\t&sff8472_comp, NULL);\n \t\tif (status)\n@@ -5269,7 +5269,7 @@ static int i40e_get_module_info(struct net_device *netdev,\n \n \t\tstatus = i40e_aq_get_phy_register(hw,\n \t\t\t\tI40E_AQ_PHY_REG_ACCESS_EXTERNAL_MODULE,\n-\t\t\t\tI40E_I2C_EEPROM_DEV_ADDR,\n+\t\t\t\tI40E_I2C_EEPROM_DEV_ADDR, true,\n \t\t\t\tI40E_MODULE_SFF_8472_SWAP,\n \t\t\t\t&sff8472_swap, NULL);\n \t\tif (status)\n@@ -5301,7 +5301,7 @@ static int i40e_get_module_info(struct net_device *netdev,\n \t\t/* Read from memory page 0. */\n \t\tstatus = i40e_aq_get_phy_register(hw,\n \t\t\t\tI40E_AQ_PHY_REG_ACCESS_EXTERNAL_MODULE,\n-\t\t\t\t0,\n+\t\t\t\t0, true,\n \t\t\t\tI40E_MODULE_REVISION_ADDR,\n \t\t\t\t&sff8636_rev, NULL);\n \t\tif (status)\n@@ -5372,7 +5372,7 @@ static int i40e_get_module_eeprom(struct net_device *netdev,\n \n \t\tstatus = i40e_aq_get_phy_register(hw,\n \t\t\t\tI40E_AQ_PHY_REG_ACCESS_EXTERNAL_MODULE,\n-\t\t\t\taddr, offset, &value, NULL);\n+\t\t\t\ttrue, addr, offset, &value, NULL);\n \t\tif (status)\n \t\t\treturn -EIO;\n \t\tdata[i] = value;\ndiff --git a/drivers/net/ethernet/intel/i40e/i40e_prototype.h b/drivers/net/ethernet/intel/i40e/i40e_prototype.h\nindex 7effe5010e32..bbb478f09093 100644\n--- a/drivers/net/ethernet/intel/i40e/i40e_prototype.h\n+++ b/drivers/net/ethernet/intel/i40e/i40e_prototype.h\n@@ -411,14 +411,24 @@ i40e_status i40e_aq_rx_ctl_write_register(struct i40e_hw *hw,\n \t\t\t\tu32 reg_addr, u32 reg_val,\n \t\t\t\tstruct i40e_asq_cmd_details *cmd_details);\n void i40e_write_rx_ctl(struct i40e_hw *hw, u32 reg_addr, u32 reg_val);\n-i40e_status i40e_aq_set_phy_register(struct i40e_hw *hw,\n-\t\t\t\t u8 phy_select, u8 dev_addr,\n-\t\t\t\t u32 reg_addr, u32 reg_val,\n-\t\t\t\t struct i40e_asq_cmd_details *cmd_details);\n-i40e_status i40e_aq_get_phy_register(struct i40e_hw *hw,\n-\t\t\t\t u8 phy_select, u8 dev_addr,\n-\t\t\t\t u32 reg_addr, u32 *reg_val,\n-\t\t\t\t struct i40e_asq_cmd_details *cmd_details);\n+enum i40e_status_code\n+i40e_aq_set_phy_register_ext(struct i40e_hw *hw,\n+\t\t\t u8 phy_select, u8 dev_addr, bool page_change,\n+\t\t\t bool set_mdio, u8 mdio_num,\n+\t\t\t u32 reg_addr, u32 reg_val,\n+\t\t\t struct i40e_asq_cmd_details *cmd_details);\n+enum i40e_status_code\n+i40e_aq_get_phy_register_ext(struct i40e_hw *hw,\n+\t\t\t u8 phy_select, u8 dev_addr, bool page_change,\n+\t\t\t bool set_mdio, u8 mdio_num,\n+\t\t\t u32 reg_addr, u32 *reg_val,\n+\t\t\t struct i40e_asq_cmd_details *cmd_details);\n+\n+/* Convenience wrappers for most common use case */\n+#define i40e_aq_set_phy_register(hw, ps, da, pc, ra, rv, cd)\t\t\\\n+\ti40e_aq_set_phy_register_ext(hw, ps, da, pc, false, 0, ra, rv, cd)\n+#define i40e_aq_get_phy_register(hw, ps, da, pc, ra, rv, cd)\t\t\\\n+\ti40e_aq_get_phy_register_ext(hw, ps, da, pc, false, 0, ra, rv, cd)\n \n i40e_status i40e_read_phy_register_clause22(struct i40e_hw *hw,\n \t\t\t\t\t u16 reg, u8 phy_addr, u16 *value);\ndiff --git a/drivers/net/ethernet/intel/i40e/i40e_type.h b/drivers/net/ethernet/intel/i40e/i40e_type.h\nindex b43ec94a0f29..6ea2867ff60f 100644\n--- a/drivers/net/ethernet/intel/i40e/i40e_type.h\n+++ b/drivers/net/ethernet/intel/i40e/i40e_type.h\n@@ -624,6 +624,7 @@ struct i40e_hw {\n #define I40E_HW_FLAG_NVM_READ_REQUIRES_LOCK BIT_ULL(3)\n #define I40E_HW_FLAG_FW_LLDP_STOPPABLE BIT_ULL(4)\n #define I40E_HW_FLAG_FW_LLDP_PERSISTENT BIT_ULL(5)\n+#define I40E_HW_FLAG_AQ_PHY_ACCESS_EXTENDED BIT_ULL(6)\n #define I40E_HW_FLAG_DROP_MODE BIT_ULL(7)\n \tu64 flags;\n \n", "prefixes": [ "next", "S10", "05/10" ] }