Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/1132701/?format=api
{ "id": 1132701, "url": "http://patchwork.ozlabs.org/api/patches/1132701/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/patch/20190716115745.12585-30-jagan@amarulasolutions.com/", "project": { "id": 18, "url": "http://patchwork.ozlabs.org/api/projects/18/?format=api", "name": "U-Boot", "link_name": "uboot", "list_id": "u-boot.lists.denx.de", "list_email": "u-boot@lists.denx.de", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20190716115745.12585-30-jagan@amarulasolutions.com>", "list_archive_url": null, "date": "2019-07-16T11:57:17", "name": "[U-Boot,v3,29/57] ram: rk3399: Configure PHY RX_CM_INPUT for lpddr4", "commit_ref": "d3d0099ca6661af0ae3cab1402fbe87121b645a5", "pull_url": null, "state": "accepted", "archived": false, "hash": "98845d9c1b471e705c592edd3818583b56b458f6", "submitter": { "id": 69820, "url": "http://patchwork.ozlabs.org/api/people/69820/?format=api", "name": "Jagan Teki", "email": "jagan@amarulasolutions.com" }, "delegate": { "id": 93623, "url": "http://patchwork.ozlabs.org/api/users/93623/?format=api", "username": "kevery", "first_name": "Kever", "last_name": "Yang", "email": "ykai007@gmail.com" }, "mbox": "http://patchwork.ozlabs.org/project/uboot/patch/20190716115745.12585-30-jagan@amarulasolutions.com/mbox/", "series": [ { "id": 119754, "url": "http://patchwork.ozlabs.org/api/series/119754/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/list/?series=119754", "date": "2019-07-16T11:56:48", "name": "ram: rk3399: Add LPDDR4 support", "version": 3, "mbox": "http://patchwork.ozlabs.org/series/119754/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/1132701/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/1132701/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<u-boot-bounces@lists.denx.de>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@bilbo.ozlabs.org", "Authentication-Results": [ "ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=lists.denx.de\n\t(client-ip=81.169.180.215; helo=lists.denx.de;\n\tenvelope-from=u-boot-bounces@lists.denx.de;\n\treceiver=<UNKNOWN>)", "ozlabs.org; dmarc=none (p=none dis=none)\n\theader.from=amarulasolutions.com", "ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (1024-bit key;\n\tunprotected) header.d=amarulasolutions.com\n\theader.i=@amarulasolutions.com header.b=\"Itj3aDGO\"; \n\tdkim-atps=neutral" ], "Received": [ "from lists.denx.de (dione.denx.de [81.169.180.215])\n\tby ozlabs.org (Postfix) with ESMTP id 45nzpn5yv6z9sDB\n\tfor <incoming@patchwork.ozlabs.org>;\n\tTue, 16 Jul 2019 22:14:25 +1000 (AEST)", "by lists.denx.de (Postfix, from userid 105)\n\tid 35F0CC21E68; Tue, 16 Jul 2019 12:04:46 +0000 (UTC)", "from lists.denx.de (localhost [IPv6:::1])\n\tby lists.denx.de (Postfix) with ESMTP id 27B74C21E15;\n\tTue, 16 Jul 2019 12:02:13 +0000 (UTC)", "by lists.denx.de (Postfix, from userid 105)\n\tid 8F19BC21E16; Tue, 16 Jul 2019 11:59:44 +0000 (UTC)", "from mail-pf1-f193.google.com (mail-pf1-f193.google.com\n\t[209.85.210.193])\n\tby lists.denx.de (Postfix) with ESMTPS id EA624C21E1E\n\tfor <u-boot@lists.denx.de>; Tue, 16 Jul 2019 11:59:40 +0000 (UTC)", "by mail-pf1-f193.google.com with SMTP id u14so9023909pfn.2\n\tfor <u-boot@lists.denx.de>; Tue, 16 Jul 2019 04:59:40 -0700 (PDT)", "from localhost.localdomain ([49.206.201.107])\n\tby smtp.gmail.com with ESMTPSA id\n\tz24sm36269566pfr.51.2019.07.16.04.59.36\n\t(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);\n\tTue, 16 Jul 2019 04:59:39 -0700 (PDT)" ], "X-Spam-Checker-Version": "SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de", "X-Spam-Level": "", "X-Spam-Status": "No, score=-0.0 required=5.0 tests=RCVD_IN_MSPIKE_H3,\n\tRCVD_IN_MSPIKE_WL,\n\tT_DKIM_INVALID autolearn=unavailable autolearn_force=no\n\tversion=3.4.0", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=amarulasolutions.com; s=google;\n\th=from:to:cc:subject:date:message-id:in-reply-to:references\n\t:mime-version:content-transfer-encoding;\n\tbh=RoiJzXN2kGueDRn1Z7nVcE+ruU+rxsmtLatjH9HI/xo=;\n\tb=Itj3aDGO48LDH3M9qlVAfxJo0YTjoTLfaS4mbSnYJXvpKyXhrCS2KHSye9X+ppLfsP\n\toWdkHlWLVqfCO9Uc9B734pJwkBjezO4cZbfmvU4RbKqBQsntaA6xiSEDhEMYrNM2TYOq\n\t+ROz0qHwKpyTY7uV1KuJyXY9hleSAVcascEwI=", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to\n\t:references:mime-version:content-transfer-encoding;\n\tbh=RoiJzXN2kGueDRn1Z7nVcE+ruU+rxsmtLatjH9HI/xo=;\n\tb=Wyc0s0YfSWFZractzsvcOvzDfJKv9aLYp/IrUKNGctbLdDtm4DUhCMkFbKDiAlyxwk\n\tUyZCG7GL/9XkjweQjZRSvXaYTj8Sj6RcDanu9ZUMA+gib7nr2088tbBz6d1/AW/5U/tb\n\ta93VxJAYsZP6i6aI//nYSxTAQ8IlTZgSpVLlf4oM6DZE7Fen1QPqysTx5N9bYOM4H3SZ\n\t/Id6d+QGgC2aKAsRiDDyt09TdJUPNNmQ+QxGhHqrYZU/O73GYgWoYHULgl0pAK0j73rb\n\tFq/cpjBtoAMwGUrIjgkOCqR4nw6F2N2UChWth77YieSgnrTP6tZq8rm85pvZn9FkyLpD\n\tv7yQ==", "X-Gm-Message-State": "APjAAAXbhjxrbuvZ4wE3iOAuf+YppWy5JV3UP7bEy81z0Rn3oTN2WPUc\n\tJTJXgGA3kx8znIU4Oe0wIXLrQ3QkE7RLnQ==", "X-Google-Smtp-Source": "APXvYqxZT67UXtSK2SxVRavck4icWhVme9QkKpg0sSrL8SZpoh4f2dGdrIQx8ICD3nivJapahO5hoQ==", "X-Received": "by 2002:a63:2606:: with SMTP id\n\tm6mr32924627pgm.436.1563278379515; \n\tTue, 16 Jul 2019 04:59:39 -0700 (PDT)", "From": "Jagan Teki <jagan@amarulasolutions.com>", "To": "Simon Glass <sjg@chromium.org>,\n\tPhilipp Tomsich <philipp.tomsich@theobroma-systems.com>,\n\tKever Yang <kever.yang@rock-chips.com>,\n\tYouMin Chen <cym@rock-chips.com>, u-boot@lists.denx.de", "Date": "Tue, 16 Jul 2019 17:27:17 +0530", "Message-Id": "<20190716115745.12585-30-jagan@amarulasolutions.com>", "X-Mailer": "git-send-email 2.18.0.321.gffc6fa0e3", "In-Reply-To": "<20190716115745.12585-1-jagan@amarulasolutions.com>", "References": "<20190716115745.12585-1-jagan@amarulasolutions.com>", "MIME-Version": "1.0", "Cc": "linux-rockchip@lists.infradead.org, gajjar04akash@gmail.com,\n\tlinux-amarula@amarulasolutions.com,\n\tManivannan Sadhasivam <manivannan.sadhasivam@linaro.org>", "Subject": "[U-Boot] [PATCH v3 29/57] ram: rk3399: Configure PHY RX_CM_INPUT\n\tfor lpddr4", "X-BeenThere": "u-boot@lists.denx.de", "X-Mailman-Version": "2.1.18", "Precedence": "list", "List-Id": "U-Boot discussion <u-boot.lists.denx.de>", "List-Unsubscribe": "<https://lists.denx.de/options/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=unsubscribe>", "List-Archive": "<http://lists.denx.de/pipermail/u-boot/>", "List-Post": "<mailto:u-boot@lists.denx.de>", "List-Help": "<mailto:u-boot-request@lists.denx.de?subject=help>", "List-Subscribe": "<https://lists.denx.de/listinfo/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=subscribe>", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "base64", "Errors-To": "u-boot-bounces@lists.denx.de", "Sender": "\"U-Boot\" <u-boot-bounces@lists.denx.de>" }, "content": "Configure PHY RX_CM_INPUT for lpddr4 during phy IO config.\n\nSigned-off-by: Jagan Teki <jagan@amarulasolutions.com>\nSigned-off-by: YouMin Chen <cym@rock-chips.com>\n---\n drivers/ram/rockchip/sdram_rk3399.c | 22 ++++++++++++++++++++++\n 1 file changed, 22 insertions(+)", "diff": "diff --git a/drivers/ram/rockchip/sdram_rk3399.c b/drivers/ram/rockchip/sdram_rk3399.c\nindex c02f936f2a..2ab10da53f 100644\n--- a/drivers/ram/rockchip/sdram_rk3399.c\n+++ b/drivers/ram/rockchip/sdram_rk3399.c\n@@ -39,6 +39,7 @@\n #define PHY_BOOSTN_EN\t\t0x1\n #define PHY_SLEWP_EN\t\t0x1\n #define PHY_SLEWN_EN\t\t0x1\n+#define PHY_RX_CM_INPUT\t\t0x1\n \n #define CRU_SFTRST_DDR_CTRL(ch, n)\t((0x1 << (8 + 16 + (ch) * 4)) | \\\n \t\t\t\t\t((n) << (8 + (ch) * 4)))\n@@ -384,6 +385,27 @@ static int phy_io_config(const struct chan_info *chan,\n \t/* PHY_939 PHY_PAD_CS_DRIVE */\n \tclrsetbits_le32(&denali_phy[939], 0x3 << 17, speed << 17);\n \n+\tif (IS_ENABLED(CONFIG_RAM_RK3399_LPDDR4)) {\n+\t\t/* RX_CM_INPUT */\n+\t\treg_value = PHY_RX_CM_INPUT;\n+\t\t/* PHY_924 PHY_PAD_FDBK_DRIVE */\n+\t\tclrsetbits_le32(&denali_phy[924], 0x1 << 14, reg_value << 14);\n+\t\t/* PHY_926 PHY_PAD_DATA_DRIVE */\n+\t\tclrsetbits_le32(&denali_phy[926], 0x1 << 11, reg_value << 11);\n+\t\t/* PHY_927 PHY_PAD_DQS_DRIVE */\n+\t\tclrsetbits_le32(&denali_phy[927], 0x1 << 13, reg_value << 13);\n+\t\t/* PHY_928 PHY_PAD_ADDR_DRIVE */\n+\t\tclrsetbits_le32(&denali_phy[928], 0x1 << 19, reg_value << 19);\n+\t\t/* PHY_929 PHY_PAD_CLK_DRIVE */\n+\t\tclrsetbits_le32(&denali_phy[929], 0x1 << 21, reg_value << 21);\n+\t\t/* PHY_935 PHY_PAD_CKE_DRIVE */\n+\t\tclrsetbits_le32(&denali_phy[935], 0x1 << 19, reg_value << 19);\n+\t\t/* PHY_937 PHY_PAD_RST_DRIVE */\n+\t\tclrsetbits_le32(&denali_phy[937], 0x1 << 19, reg_value << 19);\n+\t\t/* PHY_939 PHY_PAD_CS_DRIVE */\n+\t\tclrsetbits_le32(&denali_phy[939], 0x1 << 19, reg_value << 19);\n+\t}\n+\n \treturn 0;\n }\n \n", "prefixes": [ "U-Boot", "v3", "29/57" ] }