Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/1080852/?format=api
{ "id": 1080852, "url": "http://patchwork.ozlabs.org/api/patches/1080852/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/patch/20190408101708.23251-8-Zhiqiang.Hou@nxp.com/", "project": { "id": 18, "url": "http://patchwork.ozlabs.org/api/projects/18/?format=api", "name": "U-Boot", "link_name": "uboot", "list_id": "u-boot.lists.denx.de", "list_email": "u-boot@lists.denx.de", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20190408101708.23251-8-Zhiqiang.Hou@nxp.com>", "list_archive_url": null, "date": "2019-04-08T10:15:58", "name": "[U-Boot,PATCHv5,7/8] armv8: lx2160a: add PCIe controller DT nodes", "commit_ref": null, "pull_url": null, "state": "accepted", "archived": false, "hash": "d7856398659737ae5c5e1eef439e830c65c02e7e", "submitter": { "id": 67929, "url": "http://patchwork.ozlabs.org/api/people/67929/?format=api", "name": "Z.Q. Hou", "email": "zhiqiang.hou@nxp.com" }, "delegate": { "id": 2467, "url": "http://patchwork.ozlabs.org/api/users/2467/?format=api", "username": "prabhu_kush", "first_name": "Prabhakar", "last_name": "Kushwaha", "email": "prabhakar@freescale.com" }, "mbox": "http://patchwork.ozlabs.org/project/uboot/patch/20190408101708.23251-8-Zhiqiang.Hou@nxp.com/mbox/", "series": [ { "id": 101447, "url": "http://patchwork.ozlabs.org/api/series/101447/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/list/?series=101447", "date": "2019-04-08T10:15:28", "name": "pci: Add PCIe Gen4 controller driver for NXP Layerscape SoCs", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/101447/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/1080852/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/1080852/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<u-boot-bounces@lists.denx.de>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@bilbo.ozlabs.org", "Authentication-Results": [ "ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=lists.denx.de\n\t(client-ip=81.169.180.215; helo=lists.denx.de;\n\tenvelope-from=u-boot-bounces@lists.denx.de;\n\treceiver=<UNKNOWN>)", "ozlabs.org;\n\tdmarc=fail (p=none dis=none) header.from=nxp.com", "ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (1024-bit key;\n\tunprotected) header.d=nxp.com header.i=@nxp.com header.b=\"QHuytLda\";\n\tdkim-atps=neutral", "spf=none (sender IP is )\n\tsmtp.mailfrom=zhiqiang.hou@nxp.com; " ], "Received": [ "from lists.denx.de (dione.denx.de [81.169.180.215])\n\tby ozlabs.org (Postfix) with ESMTP id 44d5wr4X1Dz9sQq\n\tfor <incoming@patchwork.ozlabs.org>;\n\tMon, 8 Apr 2019 20:18:36 +1000 (AEST)", "by lists.denx.de (Postfix, from userid 105)\n\tid 52E8DC21E07; Mon, 8 Apr 2019 10:17:44 +0000 (UTC)", "from lists.denx.de (localhost [IPv6:::1])\n\tby lists.denx.de (Postfix) with ESMTP id 0CFC8C21E56;\n\tMon, 8 Apr 2019 10:16:42 +0000 (UTC)", "by lists.denx.de (Postfix, from userid 105)\n\tid D0F22C21DD4; Mon, 8 Apr 2019 10:16:04 +0000 (UTC)", "from EUR02-AM5-obe.outbound.protection.outlook.com\n\t(mail-eopbgr00084.outbound.protection.outlook.com [40.107.0.84])\n\tby lists.denx.de (Postfix) with ESMTPS id E03AEC21DFB\n\tfor <u-boot@lists.denx.de>; Mon, 8 Apr 2019 10:16:00 +0000 (UTC)", "from AM6PR04MB5781.eurprd04.prod.outlook.com (20.179.3.19) by\n\tAM6PR04MB4533.eurprd04.prod.outlook.com (20.177.38.21) with Microsoft\n\tSMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n\t15.20.1771.16; Mon, 8 Apr 2019 10:15:59 +0000", "from AM6PR04MB5781.eurprd04.prod.outlook.com\n\t([fe80::f9db:ed86:614e:460]) by\n\tAM6PR04MB5781.eurprd04.prod.outlook.com\n\t([fe80::f9db:ed86:614e:460%3]) with mapi id 15.20.1771.014;\n\tMon, 8 Apr 2019 10:15:59 +0000" ], "X-Spam-Checker-Version": "SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de", "X-Spam-Level": "", "X-Spam-Status": "No, score=0.0 required=5.0 tests=SPF_HELO_PASS, T_DKIM_INVALID\n\tautolearn=unavailable autolearn_force=no version=3.4.0", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1;\n\th=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n\tbh=/y3xQ205QM7R6GLXOfD4QOd1lSlTbmqarzj/nc5Z0Xo=;\n\tb=QHuytLdavmDrG/fKKXvjpfIT4fLoOs1JNwn1aOUFQSBuJygMvz1Sj02qapGSc5Yy0o8CD0I5aAMBzHvwDhzPYI2fyjJ0fKlH4iGfWZjqmhycOfSb/sbkwv62eJXE0o3S5WNcfXg36Cmle+wrH7f/bnATjy3c7oI/HNWAxa/x2sQ=", "From": "\"Z.q. Hou\" <zhiqiang.hou@nxp.com>", "To": "\"u-boot@lists.denx.de\" <u-boot@lists.denx.de>,\n\t\"albert.u.boot@aribaud.net\"\n\t<albert.u.boot@aribaud.net>, Priyanka Jain <priyanka.jain@nxp.com>,\n\tYork Sun <york.sun@nxp.com>,\n\t\"sriram.dash@nxp.com\" <sriram.dash@nxp.com>, \n\t\"yamada.masahiro@socionext.com\" <yamada.masahiro@socionext.com>,\n\tPrabhakar\n\tKushwaha <prabhakar.kushwaha@nxp.com>, Mingkai Hu <mingkai.hu@nxp.com>,\n\t\"M.h. Lian\" <minghuan.lian@nxp.com>,\n\t\"bmeng.cn@gmail.com\" <bmeng.cn@gmail.com>", "Thread-Topic": "[PATCHv5 7/8] armv8: lx2160a: add PCIe controller DT nodes", "Thread-Index": "AQHU7fQPKDUggz8bdkGzRe1Tq0wkDw==", "Date": "Mon, 8 Apr 2019 10:15:58 +0000", "Message-ID": "<20190408101708.23251-8-Zhiqiang.Hou@nxp.com>", "References": "<20190408101708.23251-1-Zhiqiang.Hou@nxp.com>", "In-Reply-To": "<20190408101708.23251-1-Zhiqiang.Hou@nxp.com>", "Accept-Language": "zh-CN, en-US", "Content-Language": "en-US", "X-MS-Has-Attach": "", "X-MS-TNEF-Correlator": "", "x-clientproxiedby": "HK0PR03CA0107.apcprd03.prod.outlook.com\n\t(2603:1096:203:b0::23) To AM6PR04MB5781.eurprd04.prod.outlook.com\n\t(2603:10a6:20b:ad::19)", "authentication-results": [ "ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=lists.denx.de\n\t(client-ip=81.169.180.215; helo=lists.denx.de;\n\tenvelope-from=u-boot-bounces@lists.denx.de;\n\treceiver=<UNKNOWN>)", "ozlabs.org;\n\tdmarc=fail (p=none dis=none) header.from=nxp.com", "ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (1024-bit key;\n\tunprotected) header.d=nxp.com header.i=@nxp.com header.b=\"QHuytLda\";\n\tdkim-atps=neutral", "spf=none (sender IP is )\n\tsmtp.mailfrom=zhiqiang.hou@nxp.com; " ], "x-ms-exchange-messagesentrepresentingtype": "1", "x-mailer": "git-send-email 2.17.1", "x-originating-ip": "[119.31.174.73]", "x-ms-publictraffictype": "Email", "x-ms-office365-filtering-correlation-id": "bb76d780-de2f-4416-5bbf-08d6bc0b31de", "x-ms-office365-filtering-ht": "Tenant", "x-microsoft-antispam": "BCL:0; PCL:0;\n\tRULEID:(2390118)(7020095)(4652040)(8989299)(5600139)(711020)(4605104)(4618075)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(2017052603328)(7193020);\n\tSRVR:AM6PR04MB4533; ", "x-ms-traffictypediagnostic": "AM6PR04MB4533:", "x-microsoft-antispam-prvs": "<AM6PR04MB453341906977D5B67E7DE1FB842C0@AM6PR04MB4533.eurprd04.prod.outlook.com>", "x-forefront-prvs": "0001227049", "x-forefront-antispam-report": "SFV:NSPM;\n\tSFS:(10009020)(136003)(39860400002)(396003)(366004)(346002)(376002)(189003)(199004)(186003)(36756003)(11346002)(102836004)(2501003)(316002)(76176011)(14444005)(6506007)(386003)(25786009)(26005)(52116002)(110136005)(66066001)(68736007)(476003)(8936002)(81166006)(50226002)(81156014)(4326008)(256004)(106356001)(1076003)(71200400001)(71190400001)(105586002)(86362001)(2616005)(2201001)(2906002)(7736002)(8676002)(99286004)(486006)(53936002)(6512007)(6116002)(3846002)(6436002)(446003)(478600001)(6486002)(97736004)(305945005)(14454004)(5660300002)(921003)(1121003);\n\tDIR:OUT; SFP:1101; SCL:1; SRVR:AM6PR04MB4533;\n\tH:AM6PR04MB5781.eurprd04.prod.outlook.com; FPR:; SPF:None; LANG:en;\n\tPTR:InfoNoRecords; MX:1; A:1; ", "received-spf": "None (protection.outlook.com: nxp.com does not designate\n\tpermitted sender hosts)", "x-ms-exchange-senderadcheck": "1", "x-microsoft-antispam-message-info": "Wbo1QOKk7zW4ewIgBsnNmct3wR+NMbHRgiJR4Oypxwd+XW9hxbhbmQBVSt1vX/G5DI5qxoT3XuUqwVTUN26eJR2XigdRFvLCBCogvIthXTwWEqu21eT6qbm2i8xd1Et3L7RqsxjTn7jzRbfxs2Vi3TfIaW46Dy1oJoIzGoTGsV0P1fLQ+H7vE6ZdgZvXXGD3lKawTfOAzpVQXxrO6wxJOPTcU931cAWaDX+5djPtmwrnZWJxpY0Mu/XW8u5imaT5edAzT8vhS5/nChb+bgYbv3xUKiOKYIYY5/o6bLl/dyGj2TDqlvxBNDlV4hSlNd9urEPoeF0gALhBEbJL+nZVQ3b0+KYfpUI0ZL/LueHRBocb0wj2KHtre/bUA93l+4iRFm9vrI510hJHCnSQw+uBjkmx4vWRxCJBa8CdBMcLXcc=", "MIME-Version": "1.0", "X-OriginatorOrg": "nxp.com", "X-MS-Exchange-CrossTenant-Network-Message-Id": "bb76d780-de2f-4416-5bbf-08d6bc0b31de", "X-MS-Exchange-CrossTenant-originalarrivaltime": "08 Apr 2019 10:15:58.9884\n\t(UTC)", "X-MS-Exchange-CrossTenant-fromentityheader": "Hosted", "X-MS-Exchange-CrossTenant-id": "686ea1d3-bc2b-4c6f-a92c-d99c5c301635", "X-MS-Exchange-CrossTenant-mailboxtype": "HOSTED", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "AM6PR04MB4533", "Cc": "\"Z.q. Hou\" <zhiqiang.hou@nxp.com>", "Subject": "[U-Boot] [PATCHv5 7/8] armv8: lx2160a: add PCIe controller DT nodes", "X-BeenThere": "u-boot@lists.denx.de", "X-Mailman-Version": "2.1.18", "Precedence": "list", "List-Id": "U-Boot discussion <u-boot.lists.denx.de>", "List-Unsubscribe": "<https://lists.denx.de/options/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=unsubscribe>", "List-Archive": "<http://lists.denx.de/pipermail/u-boot/>", "List-Post": "<mailto:u-boot@lists.denx.de>", "List-Help": "<mailto:u-boot-request@lists.denx.de?subject=help>", "List-Subscribe": "<https://lists.denx.de/listinfo/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=subscribe>", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "base64", "Errors-To": "u-boot-bounces@lists.denx.de", "Sender": "\"U-Boot\" <u-boot-bounces@lists.denx.de>" }, "content": "From: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>\n\nThe LX2160A integrated 6 PCIe Gen4 controllers.\n\nSigned-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>\nReviewed-by: Bin Meng <bmeng.cn@gmail.com>\n---\nV5:\n - No change\n\n arch/arm/dts/fsl-lx2160a.dtsi | 85 +++++++++++++++++++++++++++++++++++\n 1 file changed, 85 insertions(+)", "diff": "diff --git a/arch/arm/dts/fsl-lx2160a.dtsi b/arch/arm/dts/fsl-lx2160a.dtsi\nindex 510b070582..cac3207985 100644\n--- a/arch/arm/dts/fsl-lx2160a.dtsi\n+++ b/arch/arm/dts/fsl-lx2160a.dtsi\n@@ -176,4 +176,89 @@\n \t\t\tstatus = \"disabled\";\n \n \t};\n+\n+\tpcie@3400000 {\n+\t\tcompatible = \"fsl,lx2160a-pcie\";\n+\t\treg = <0x00 0x03400000 0x0 0x80000 /* PAB registers */\n+\t\t 0x00 0x03480000 0x0 0x40000 /* LUT registers */\n+\t\t 0x00 0x034c0000 0x0 0x40000 /* PF control registers */\n+\t\t 0x80 0x00000000 0x0 0x1000>; /* configuration space */\n+\t\treg-names = \"ccsr\", \"lut\", \"pf_ctrl\", \"config\";\n+\t\t#address-cells = <3>;\n+\t\t#size-cells = <2>;\n+\t\tdevice_type = \"pci\";\n+\t\tbus-range = <0x0 0xff>;\n+\t\tranges = <0x82000000 0x0 0x40000000 0x80 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */\n+\t};\n+\n+\tpcie@3500000 {\n+\t\tcompatible = \"fsl,lx2160a-pcie\";\n+\t\treg = <0x00 0x03500000 0x0 0x80000 /* PAB registers */\n+\t\t 0x00 0x03580000 0x0 0x40000 /* LUT registers */\n+\t\t 0x00 0x035c0000 0x0 0x40000 /* PF control registers */\n+\t\t 0x88 0x00000000 0x0 0x1000>; /* configuration space */\n+\t\treg-names = \"ccsr\", \"lut\", \"pf_ctrl\", \"config\";\n+\t\t#address-cells = <3>;\n+\t\t#size-cells = <2>;\n+\t\tdevice_type = \"pci\";\n+\t\tnum-lanes = <2>;\n+\t\tbus-range = <0x0 0xff>;\n+\t\tranges = <0x82000000 0x0 0x40000000 0x88 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */\n+\t};\n+\n+\tpcie@3600000 {\n+\t\tcompatible = \"fsl,lx2160a-pcie\";\n+\t\treg = <0x00 0x03600000 0x0 0x80000 /* PAB registers */\n+\t\t 0x00 0x03680000 0x0 0x40000 /* LUT registers */\n+\t\t 0x00 0x036c0000 0x0 0x40000 /* PF control registers */\n+\t\t 0x90 0x00000000 0x0 0x1000>; /* configuration space */\n+\t\treg-names = \"ccsr\", \"lut\", \"pf_ctrl\", \"config\";\n+\t\t#address-cells = <3>;\n+\t\t#size-cells = <2>;\n+\t\tdevice_type = \"pci\";\n+\t\tbus-range = <0x0 0xff>;\n+\t\tranges = <0x82000000 0x0 0x40000000 0x90 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */\n+\t};\n+\n+\tpcie@3700000 {\n+\t\tcompatible = \"fsl,lx2160a-pcie\";\n+\t\treg = <0x00 0x03700000 0x0 0x80000 /* PAB registers */\n+\t\t 0x00 0x03780000 0x0 0x40000 /* LUT registers */\n+\t\t 0x00 0x037c0000 0x0 0x40000 /* PF control registers */\n+\t\t 0x98 0x00000000 0x0 0x1000>; /* configuration space */\n+\t\treg-names = \"ccsr\", \"lut\", \"pf_ctrl\", \"config\";\n+\t\t#address-cells = <3>;\n+\t\t#size-cells = <2>;\n+\t\tdevice_type = \"pci\";\n+\t\tbus-range = <0x0 0xff>;\n+\t\tranges = <0x82000000 0x0 0x40000000 0x98 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */\n+\t};\n+\n+\tpcie@3800000 {\n+\t\tcompatible = \"fsl,lx2160a-pcie\";\n+\t\treg = <0x00 0x03800000 0x0 0x80000 /* PAB registers */\n+\t\t 0x00 0x03880000 0x0 0x40000 /* LUT registers */\n+\t\t 0x00 0x038c0000 0x0 0x40000 /* PF control registers */\n+\t\t 0xa0 0x00000000 0x0 0x1000>; /* configuration space */\n+\t\treg-names = \"ccsr\", \"lut\", \"pf_ctrl\", \"config\";\n+\t\t#address-cells = <3>;\n+\t\t#size-cells = <2>;\n+\t\tdevice_type = \"pci\";\n+\t\tbus-range = <0x0 0xff>;\n+\t\tranges = <0x82000000 0x0 0x40000000 0xa0 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */\n+\t};\n+\n+\tpcie@3900000 {\n+\t\tcompatible = \"fsl,lx2160a-pcie\";\n+\t\treg = <0x00 0x03900000 0x0 0x80000 /* PAB registers */\n+\t\t 0x00 0x03980000 0x0 0x40000 /* LUT registers */\n+\t\t 0x00 0x039c0000 0x0 0x40000 /* PF control registers */\n+\t\t 0xa8 0x00000000 0x0 0x1000>; /* configuration space */\n+\t\treg-names = \"ccsr\", \"lut\", \"pf_ctrl\", \"config\";\n+\t\t#address-cells = <3>;\n+\t\t#size-cells = <2>;\n+\t\tdevice_type = \"pci\";\n+\t\tbus-range = <0x0 0xff>;\n+\t\tranges = <0x82000000 0x0 0x40000000 0xa8 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */\n+\t};\n };\n", "prefixes": [ "U-Boot", "PATCHv5", "7/8" ] }