Cover Letter Detail
Show a cover letter.
GET /api/covers/2227057/?format=api
{ "id": 2227057, "url": "http://patchwork.ozlabs.org/api/covers/2227057/?format=api", "web_url": "http://patchwork.ozlabs.org/project/opensbi/cover/20260423052339.356900-1-anup.patel@oss.qualcomm.com/", "project": { "id": 67, "url": "http://patchwork.ozlabs.org/api/projects/67/?format=api", "name": "OpenSBI development", "link_name": "opensbi", "list_id": "opensbi.lists.infradead.org", "list_email": "opensbi@lists.infradead.org", "web_url": "https://github.com/riscv/opensbi", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "https://github.com/riscv/opensbi/commit/{}" }, "msgid": "<20260423052339.356900-1-anup.patel@oss.qualcomm.com>", "list_archive_url": null, "date": "2026-04-23T05:23:33", "name": "[0/6] Extend irqchip framework for MSIs and line sensing", "submitter": { "id": 92322, "url": "http://patchwork.ozlabs.org/api/people/92322/?format=api", "name": "Anup Patel", "email": "anup.patel@oss.qualcomm.com" }, "mbox": "http://patchwork.ozlabs.org/project/opensbi/cover/20260423052339.356900-1-anup.patel@oss.qualcomm.com/mbox/", "series": [ { "id": 501146, "url": "http://patchwork.ozlabs.org/api/series/501146/?format=api", "web_url": "http://patchwork.ozlabs.org/project/opensbi/list/?series=501146", "date": "2026-04-23T05:23:35", "name": "Extend irqchip framework for MSIs and line sensing", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/501146/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/covers/2227057/comments/", "headers": { "Return-Path": "\n <opensbi-bounces+incoming=patchwork.ozlabs.org@lists.infradead.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n secure) header.d=lists.infradead.org header.i=@lists.infradead.org\n header.a=rsa-sha256 header.s=bombadil.20210309 header.b=MQ2/e8WH;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=owRKXWiT;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=none (no SPF record) smtp.mailfrom=lists.infradead.org\n (client-ip=2607:7c80:54:3::133; helo=bombadil.infradead.org;\n envelope-from=opensbi-bounces+incoming=patchwork.ozlabs.org@lists.infradead.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from bombadil.infradead.org (bombadil.infradead.org\n [IPv6:2607:7c80:54:3::133])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g1Pf24lFmz1y2d\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 23 Apr 2026 15:24:07 +1000 (AEST)", "from localhost ([::1] helo=bombadil.infradead.org)\n\tby bombadil.infradead.org with esmtp (Exim 4.98.2 #2 (Red Hat Linux))\n\tid 1wFmXg-0000000B3kv-2NMd;\n\tThu, 23 Apr 2026 05:24:00 +0000", "from mx0a-0031df01.pphosted.com ([205.220.168.131])\n\tby bombadil.infradead.org with esmtps (Exim 4.98.2 #2 (Red Hat Linux))\n\tid 1wFmXe-0000000B3jW-1kuY\n\tfor opensbi@lists.infradead.org;\n\tThu, 23 Apr 2026 05:23:59 +0000", "from pps.filterd (m0279866.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63N3PwfX122023;\n\tThu, 23 Apr 2026 05:23:45 GMT", "from apblrppmta01.qualcomm.com\n (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.18.19])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dq1h829sf-1\n\t(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);\n\tThu, 23 Apr 2026 05:23:45 +0000 (GMT)", "from pps.filterd (APBLRPPMTA01.qualcomm.com [127.0.0.1])\n\tby APBLRPPMTA01.qualcomm.com (8.18.1.7/8.18.1.7) with ESMTP id\n 63N5NglH007145;\n\tThu, 23 Apr 2026 05:23:42 GMT", "from pps.reinject (localhost [127.0.0.1])\n\tby APBLRPPMTA01.qualcomm.com (PPS) with ESMTPS id 4dm31jyv1r-1\n\t(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);\n\tThu, 23 Apr 2026 05:23:42 +0000 (GMT)", "from APBLRPPMTA01.qualcomm.com (APBLRPPMTA01.qualcomm.com\n [127.0.0.1])\n\tby pps.reinject (8.18.1.12/8.18.1.12) with ESMTP id 63N5NflL007123;\n\tThu, 23 Apr 2026 05:23:41 GMT", "from hu-devc-blr-u24-a.qualcomm.com (hu-anuppate-blr.qualcomm.com\n [10.131.36.165])\n\tby APBLRPPMTA01.qualcomm.com (PPS) with ESMTPS id 63N5NfVt007117\n\t(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);\n\tThu, 23 Apr 2026 05:23:41 +0000 (GMT)", "by hu-devc-blr-u24-a.qualcomm.com (Postfix, from userid 486687)\n\tid ED53521AF4; Thu, 23 Apr 2026 10:53:40 +0530 (+0530)" ], "DKIM-Signature": [ "v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed;\n\td=lists.infradead.org; s=bombadil.20210309; h=Sender:\n\tContent-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post:\n\tList-Archive:List-Unsubscribe:List-Id:MIME-Version:Message-ID:Date:Subject:Cc\n\t:To:From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From:\n\tResent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References:\n\tList-Owner; bh=UeMhmDi7KovRv03qOAT9Xedurn5rxr8FfjpzJ//h2GI=; b=MQ2/e8WHlq7A35\n\tXozKQqvmQ+tsfxy0hN8psvzd5L3NQXs18drH7fWXyHW7vu51YSQndZHTISlRMGZR4+X9nVXFRf08O\n\tQ6xs1d7pPMnwyIEPVv/oTebv5z1NwJXyuT+pF9zJbGda28b6C3jgymMZb0Ee36UxSmfJz+E3l5wic\n\tB04OGZyJWqe78ynI3/iLuCjM+hU0PyYC3kWKm2yeRt4TIDs4VC0djHTvIYTn45jEx+nkjugb9j2S2\n\tSO4thJx+rKfU/nb9W+j9tx2uDDw0oeEHgO4uOSGs7yKPGujRF8aGJZT/eYnoHdindRhem7Olijx2R\n\toKCzgclmQgKAqojaCBrg==;", "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:date:from:message-id:mime-version\n\t:subject:to; s=qcppdkim1; bh=dO8nbqgsDW6ysMxFWz+P0I4q0lUv02df6ZD\n\ti+Cryrj8=; b=owRKXWiT8ALDqnUoQQY8gtTFjIkyonGnwqAnqXVjaZs6zmbxsv+\n\trOC+Ks+A4TjAhCHLvP292GesT3iB7HsEkqomToI3/pCjPG2xbIpPsYeD6izsA2gm\n\tqqHXGs88QPfWsLfFNIkoWmcz2qy1N0Xdd1HclgpNDtU/VcFyWXH89XrWybIFbVoT\n\t9nhAAetQLGyufZuZhBoU1GNsJRdaTYn2Apm1sUv/YEEXMN/aEP1wRQwLkNiliurd\n\tFv0O96kW/JDegdpTRNz0Lx42+Y9c63OmVOghJsGQ9hhHaDOLm4M7s3bRHQRX8ARh\n\tkwwIkTI7rrlu3dGPfE30DZbyZV7suzqtH0A==" ], "From": "Anup Patel <anup.patel@oss.qualcomm.com>", "To": "Atish Patra <atish.patra@linux.dev>", "Cc": "Andrew Jones <andrew.jones@oss.qualcomm.com>,\n Raymond Mao <raymond.mao@riscstar.com>,\n Dave Patel <dave.patel@riscstar.com>,\n Evgeny Voevodin <evvoevod@tenstorrent.com>,\n Samuel Holland <samuel.holland@sifive.com>,\n Anup Patel <anup@brainfault.org>, opensbi@lists.infradead.org,\n Anup Patel <anup.patel@oss.qualcomm.com>", "Subject": "[PATCH 0/6] Extend irqchip framework for MSIs and line sensing", "Date": "Thu, 23 Apr 2026 10:53:33 +0530", "Message-ID": "<20260423052339.356900-1-anup.patel@oss.qualcomm.com>", "X-Mailer": "git-send-email 2.43.0", "MIME-Version": "1.0", "X-QCInternal": [ "smtphost", "smtphost" ], "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDIzMDA0NyBTYWx0ZWRfX34/EsxS7/rFh\n 2MogTnBzogNmzzQi3eoosHbup7QoW9XwfCSHcD/OW9nRJt1mM89nYaBDYSsmD4CjiNlYjClQb6Q\n edrUNd97U0CaNyma1Y61JnEjuzLFDnzSENercxGs/4S5WjnPdV98YoGFDdB3UQqfbwnGL0QV/2V\n julG+KTB4O6VnDkqTS11VRk4ZRSaar9aCj7xL34/0AXANbmFTgKUnw4NYREWwqTvpkRNvTtYMpT\n 1Qp4eHMcO5i5+H0ldYUS2vAM02OUQB0/Fi9ujLqHGqsEKPxYFfkNd4WxBIjn/+ycOXqszNVqODp\n AEWAXJ1ykgsNs+Yoe061iF4+ArINHxYY+AsSrW1uWXuLW61TUhX+/uNgEHHjnVq1J65OZrn8Gi+\n RkJ37bNxxGfN/Sz8Rk0s4s6T69LgBoIr2QjkcQcrLSORk+chj5sbp8aHQlowxAyIVZhaa/JWEdo\n G/6fwIm8fKQBUEomMxg==", "X-Proofpoint-GUID": "NrIOwjhRX9EQKbmlvcnxth97xvoLjKyA", "X-Authority-Analysis": "v=2.4 cv=RaKgzVtv c=1 sm=1 tr=0 ts=69e9ace1 cx=c_pps\n a=Ou0eQOY4+eZoSc0qltEV5Q==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17\n a=A5OVakUREuEA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22\n a=YMgV9FUhrdKAYTUUvYB2:22 a=NEAV23lmAAAA:8 a=gpzuCDYat6Ll9ARpwxAA:9", "X-Proofpoint-ORIG-GUID": "NrIOwjhRX9EQKbmlvcnxth97xvoLjKyA", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-23_01,2026-04-21_02,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n suspectscore=0 impostorscore=0 lowpriorityscore=0 phishscore=0 spamscore=0\n malwarescore=0 bulkscore=0 adultscore=0 priorityscore=1501 clxscore=1011\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2604230047", "X-CRM114-Version": "20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 ", "X-CRM114-CacheID": "sfid-20260422_222358_460473_2AB2E94E ", "X-CRM114-Status": "UNSURE ( 8.56 )", "X-CRM114-Notice": "Please train this message.", "X-Spam-Score": "-2.7 (--)", "X-Spam-Report": "Spam detection software,\n running on the system \"bombadil.infradead.org\",\n has NOT identified this incoming email as spam. The original\n message has been attached to this so you can view it or label\n similar future email. If you have any questions, see\n the administrator of that system for details.\n Content preview: This series further extends the OpenSBI irqchip framework\n to: 1) Allow interrupt clients specify line sensing type 2) Support MSI\n controller\n (aka IMSIC) as irqchip device These patches can also be found the\n irqchip_imp2_v1\n branch at: https://github.com/avpatel/opensbi.git\n Content analysis details: (-2.7 points, 5.0 required)\n pts rule name description\n ---- ----------------------\n --------------------------------------------------\n -0.7 RCVD_IN_DNSWL_LOW RBL: Sender listed at https://www.dnswl.org/, low\n trust\n [205.220.168.131 listed in list.dnswl.org]\n 0.0 SPF_HELO_NONE SPF: HELO does not publish an SPF Record\n -0.0 SPF_PASS SPF: sender matches SPF record\n -0.1 DKIM_VALID Message has at least one valid DKIM or DK\n signature\n -0.1 DKIM_VALID_EF Message has a valid DKIM or DK signature from\n envelope-from domain\n 0.1 DKIM_SIGNED Message has a DKIM or DK signature,\n not necessarily valid\n -1.9 BAYES_00 BODY: Bayes spam probability is 0 to 1%\n [score: 0.0000]", "X-BeenThere": "opensbi@lists.infradead.org", "X-Mailman-Version": "2.1.34", "Precedence": "list", "List-Id": "<opensbi.lists.infradead.org>", "List-Unsubscribe": "<http://lists.infradead.org/mailman/options/opensbi>,\n <mailto:opensbi-request@lists.infradead.org?subject=unsubscribe>", "List-Archive": "<http://lists.infradead.org/pipermail/opensbi/>", "List-Post": "<mailto:opensbi@lists.infradead.org>", "List-Help": "<mailto:opensbi-request@lists.infradead.org?subject=help>", "List-Subscribe": "<http://lists.infradead.org/mailman/listinfo/opensbi>,\n <mailto:opensbi-request@lists.infradead.org?subject=subscribe>", "Content-Type": "text/plain; charset=\"us-ascii\"", "Content-Transfer-Encoding": "7bit", "Sender": "\"opensbi\" <opensbi-bounces@lists.infradead.org>", "Errors-To": "opensbi-bounces+incoming=patchwork.ozlabs.org@lists.infradead.org" }, "content": "This series further extends the OpenSBI irqchip framework to:\n1) Allow interrupt clients specify line sensing type\n2) Support MSI controller (aka IMSIC) as irqchip device\n\nThese patches can also be found the irqchip_imp2_v1 branch\nat: https://github.com/avpatel/opensbi.git\n\nAnup Patel (6):\n lib: sbi_irqchip: Check full range for existing handlers in\n sbi_irqchip_register_handler()\n lib: sbi_irqchip: Keep the handler list in sorted order for irqchip\n lib: sbi_irqchip: Allow interrupt client to specify line sensing\n lib: sbi_irqchip: Allow marking hardware interrupts as reserved\n lib: sbi_irqchip: Allow setting hardware interrupt affinity\n lib: sbi_irqchip: Add support for registering MSI handlers\n\n include/sbi/sbi_irqchip.h | 49 +++++++-\n lib/sbi/sbi_irqchip.c | 258 +++++++++++++++++++++++++++++++++++---\n lib/utils/irqchip/imsic.c | 9 +-\n 3 files changed, 292 insertions(+), 24 deletions(-)" }