Cover Letter Detail
Show a cover letter.
GET /api/covers/2218659/?format=api
{ "id": 2218659, "url": "http://patchwork.ozlabs.org/api/covers/2218659/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/cover/20260401152657.314902-1-brian.cain@oss.qualcomm.com/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260401152657.314902-1-brian.cain@oss.qualcomm.com>", "list_archive_url": null, "date": "2026-04-01T15:26:20", "name": "[v6,00/37] Hexagon system emulation - Part 1/3", "submitter": { "id": 89839, "url": "http://patchwork.ozlabs.org/api/people/89839/?format=api", "name": "Brian Cain", "email": "brian.cain@oss.qualcomm.com" }, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/cover/20260401152657.314902-1-brian.cain@oss.qualcomm.com/mbox/", "series": [ { "id": 498350, "url": "http://patchwork.ozlabs.org/api/series/498350/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=498350", "date": "2026-04-01T15:26:45", "name": "Hexagon system emulation - Part 1/3", "version": 6, "mbox": "http://patchwork.ozlabs.org/series/498350/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/covers/2218659/comments/", "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=Cmjq542v;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=IDTG/puD;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fm8Gg4pDRz1xtJ\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 02 Apr 2026 02:36:27 +1100 (AEDT)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1w7xbs-0006G2-DX; Wed, 01 Apr 2026 11:36:02 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <brian.cain@oss.qualcomm.com>)\n id 1w7xbK-0005z9-UP\n for qemu-devel@nongnu.org; Wed, 01 Apr 2026 11:35:31 -0400", "from mx0b-0031df01.pphosted.com ([205.220.180.131])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <brian.cain@oss.qualcomm.com>)\n id 1w7xbH-0001Ps-80\n for qemu-devel@nongnu.org; Wed, 01 Apr 2026 11:35:26 -0400", "from pps.filterd (m0279868.ppops.net [127.0.0.1])\n by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 631EInZd390125\n for <qemu-devel@nongnu.org>; Wed, 1 Apr 2026 15:35:20 GMT", "from mail-vs1-f72.google.com (mail-vs1-f72.google.com\n [209.85.217.72])\n by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d95118dyh-1\n (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n for <qemu-devel@nongnu.org>; Wed, 01 Apr 2026 15:35:20 +0000 (GMT)", "by mail-vs1-f72.google.com with SMTP id\n ada2fe7eead31-5fae584a130so4696274137.0\n for <qemu-devel@nongnu.org>; Wed, 01 Apr 2026 08:35:20 -0700 (PDT)", "from hu-bcain-lv.qualcomm.com (Global_NAT1.qualcomm.com.\n [129.46.96.20]) by smtp.gmail.com with ESMTPSA id\n 5a478bee46e88-2ca78df3b84sm38491eec.5.2026.04.01.08.27.45\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 01 Apr 2026 08:27:45 -0700 (PDT)" ], "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n cc:content-transfer-encoding:content-type:content-type:date:from\n :message-id:mime-version:subject:to; s=qcppdkim1; bh=GEFEhmw//GM\n +5VYaJFR0xREEIHFY0/hAVO5rqxCSJl0=; b=Cmjq542vzGkrztAUaHJR5E+k2DV\n 8XO4+pfEsm0zAliNqeXK9/y4IeYAkcqb5qym/FNCQxolXeR41wTI3cSDBjsSgCKF\n /Ft/u7fdQmDkxEvnOBRDyZxyITFXRar3xWv2zUDRhC0LW4slXLPiirX9cvGyROFt\n luEvQqPJZEJg2spagE1a5Ei2ta8o49RmbfzSliqS16QyZWrIykgGU+ZRCn9wAcc2\n ViNPkRBRE/OjrCUX1MXNRn6gKlAGCcaE08zStlr0M+Yg18FCtfdN4NizfH3HljGK\n PqBsJlszvm7d3lzWLSUEw6UB+/9PzS1nqm6X3lH+FGXedo/oFd7xxV0bCmA==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1775057719; x=1775662519; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:message-id:date:subject:cc\n :to:from:from:to:cc:subject:date:message-id:reply-to;\n bh=GEFEhmw//GM+5VYaJFR0xREEIHFY0/hAVO5rqxCSJl0=;\n b=IDTG/puDqX2puHb5rD4F+o1x1xakVYDnfETIGGPDRWCF5zB/N/YoFmrzZX4Y9Dw8cV\n H0LxuRvOj/AVF0DI2k66HZY8xj9wQmUexSmNA20HNKDH4OfyjTcWiesrhvj6llVU/JFi\n CUoZcX4hgpUpsLXNF0xP1bGVpC+OT2BteFWcOrYdQ/uJQ2AUMf5TrzR0axeoNsS3Qpf9\n 16yqMjBMHfwI3KvX5C6iEXE4aYY3UemJn/D8BtODTo9lg4daGo+NYef0+Jk9XjTcnEv8\n +v80LL/jN+G75zMsRdcETBjnpxhMikbPl2gzBpY8sIK3jHIId7qi98rqQhkvRHjTvvRe\n l1+A==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775057719; x=1775662519;\n h=content-transfer-encoding:mime-version:message-id:date:subject:cc\n :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date\n :message-id:reply-to;\n bh=GEFEhmw//GM+5VYaJFR0xREEIHFY0/hAVO5rqxCSJl0=;\n b=HS6Wp7QkmgedCfRs9ysZKlHgvV+aJGxlnIxGyaHXfufAM7x2DYslYQcQZ36S+w9AYH\n s0fVeU3f9U6Zeqas6mQBOxKgXFDp8ZVVrFxp17XZNItd5dZj4yxWIRrywWZTFWhpGN/v\n Lvk9nFR98MwGJ3gsMmDgKRLUV2oRvosdJqOWCzn6RHsdI9YeNvDydEaant+43euOzv1y\n y4EujI6vgysFaZ7ShH1cvIS9vWnqcSeqxdoV1zKM1v3zvjtxIX3c2K0u6fN51WELhyxs\n wCb2JkS5QbWNMNl7JLjMrpzwQ9Mc3tEIpqs8uHTXQHOZRVnnSasr7VDHgL2xKA3MGtwA\n rFIw==", "X-Gm-Message-State": "AOJu0YyGyG3lnAOkR6uPr5FH76D7cptT5BuBueuzVQB8nNoZ/AanYm73\n e8pB1xmd2t6MtXv1jrRuDIKTA36mKaBKsVNV6ImSDjHnk65r2UEh5Geq4GtjSoO39zvpjJwpgr8\n Ue4oCbyKlakMO/B02U9gwdfQSvpWce3GERGZFfst/OjE8YfA5sJUucmV0sK2fyw/inA==", "X-Gm-Gg": "ATEYQzxhhjicN9tOGCt9I/ZExK+6RkBx39yPvY1Z7CI0T3ZGOMj/7MapMw35ALmPELQ\n sgEyOj14JK26hkBFg7WpdHOL+ymM6qtJKQ4PtIb6e4gOS8k6L29mbHe8fYSHJAxiQgevFx/zwI4\n lxsqgipAHicJ0ZN3Xc0omu1w4E/Rg8VCYsnKwB3gP1LH7WQetx/iDxeLYhxVK40iCE6vY3GaRGz\n /Ih14sSW32cmG0A1wpCqj1+kwLjmMPLcyi5ZTICrK/mFAXa+evpT4Kq5sCG0QlAtcGktL+rG5Cl\n frLhvVCE1ZzIQvV7SPcTFI9S1xgMAFk+EvY949uvFtmvdVDPKk4kflrez5B+HUwl/YtBVrO0G5u\n TG2l2YfOgic2KZ/s9+iTxV8/XWNplAI+c3MM191rlsG2L6yntcVdO57htDDk9yr15Jw4lfQ==", "X-Received": [ "by 2002:a05:7300:fd0b:b0:2c5:50fe:c795 with SMTP id\n 5a478bee46e88-2c932db35b3mr2157731eec.29.1775057266476;\n Wed, 01 Apr 2026 08:27:46 -0700 (PDT)", "by 2002:a05:7300:fd0b:b0:2c5:50fe:c795 with SMTP id\n 5a478bee46e88-2c932db35b3mr2157707eec.29.1775057265807;\n Wed, 01 Apr 2026 08:27:45 -0700 (PDT)" ], "From": "Brian Cain <brian.cain@oss.qualcomm.com>", "To": "qemu-devel@nongnu.org", "Cc": "brian.cain@oss.qualcomm.com, philmd@linaro.org, ltaylorsimpson@gmail.com,\n matheus.bernardino@oss.qualcomm.com, marco.liebel@oss.qualcomm.com,\n quic_mburton@quicinc.com, sid.manning@oss.qualcomm.com, ale@rev.ng,\n anjo@rev.ng", "Subject": "[PATCH v6 00/37] Hexagon system emulation - Part 1/3", "Date": "Wed, 1 Apr 2026 08:26:20 -0700", "Message-Id": "<20260401152657.314902-1-brian.cain@oss.qualcomm.com>", "X-Mailer": "git-send-email 2.34.1", "MIME-Version": "1.0", "Content-Type": [ "text/plain; charset=UTF-8", "text/plain; charset=\"utf-8\"" ], "Content-Transfer-Encoding": "base64", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDAxMDE0NiBTYWx0ZWRfXx4b8uB7XnizC\n ZHxPuTUISV7z34ZPVowQY3vMNpuJvpOpB0o9ZfqfeUNTOMCnk9DenfZ5r6PIvTgVb2l8PKVraFW\n y6WWnlC/CyFgE9zF8WdecAS5tHyjkI4wZOXQbdpxQOt3/ucAx/UwusAg0pem2r/BENC+ENPWz7m\n FbYN14m4qt9h3t4uRKuawE5i8TZ75MSP1qYAcSs1VQ83vH+GkjSspyZU7b1Y7G6Tv3zhgML2U0S\n nvJkay6YAyWVCkJHVAJdZ20taHHhgzahfXnmZC22IL/WGlLmPi4EyZ8ygHdO83FzkDcRBj1nJgu\n /+Ky38/Q5vAdvntAvYL2ZRH5VkvBZpP4exRRnwNML5RTdzgc342fnNlhx+Wqwqlj62NGg0OrWRF\n aqTBY8sBdCJhBL1lBWCkKTaLjsVJvZsdVS0OOZgvD8hxoOBBoKcnA8iJQFka+Euk8NoSr9rgS4D\n P519yKxrOS492ZMzysA==", "X-Proofpoint-GUID": "cbRArFVZYZ5tX8NnUMIfSEESDy_3OOiF", "X-Proofpoint-ORIG-GUID": "cbRArFVZYZ5tX8NnUMIfSEESDy_3OOiF", "X-Authority-Analysis": "v=2.4 cv=F8pat6hN c=1 sm=1 tr=0 ts=69cd3b38 cx=c_pps\n a=DUEm7b3gzWu7BqY5nP7+9g==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17\n a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10\n a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22\n a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=XGcQ_j4LSwG4Mf0iT54A:9 a=QEXdDO2ut3YA:10\n a=-aSRE8QhW-JAV6biHavz:22", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-01_04,2026-04-01_02,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n phishscore=0 malwarescore=0 bulkscore=0 priorityscore=1501 adultscore=0\n clxscore=1015 suspectscore=0 spamscore=0 impostorscore=0 lowpriorityscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2604010146", "Received-SPF": "pass client-ip=205.220.180.131;\n envelope-from=brian.cain@oss.qualcomm.com; helo=mx0b-0031df01.pphosted.com", "X-Spam_score_int": "-7", "X-Spam_score": "-0.8", "X-Spam_bar": "/", "X-Spam_report": "(-0.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_LOW=-0.7, RCVD_IN_VALIDITY_CERTIFIED_BLOCKED=1,\n RCVD_IN_VALIDITY_RPBL_BLOCKED=1, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=no autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "This is Part 1 of the hexagon system emulation (sysemu) patch series,\nproviding the foundational target infrastructure needed for full-system\nemulation of the Qualcomm Hexagon DSP.\n\nChanges since v5:\n - Rebased onto latest tip (7a2dc48276e, \"Merge tag 'for-upstream'\")\n - Moved #include \"qemu/main-loop.h\" from \"Add sysemu TCG overrides\"\n to \"Add sreg_{read,write} helpers\" where BQL is first used\n - Changed NUM_PGSIZE_TYPES from an enum sentinel to a #define\n (PGSIZE_1G + 1)\n - Removed DEFINE_PROP_LINK(\"tlb\") from \"Introduce hexagon TLB\n device\" -- deferred to Part 3's \"virt\" machine commit where\n the property is first set\n - Fixed bare %x/%d format specifiers (PRIx32, PRIu32) across\n multiple files\n - Changed hexagon_tlb_dump_entry() and hexagon_tlb_dump() from\n FILE * to Monitor * interface, using monitor_printf() instead of\n fprintf() (Philippe review feedback)\n - Updated dump_mmu() to accept Monitor * parameter\n - Simplified hex_log_tlbw() to use qemu_log_mask() for TLB write\n debug logging\n - Removed stale Reviewed-by tags from patches 34, 35 due to the\n above interface changes\n\nPrevious versions:\n v5: https://lore.kernel.org/qemu-devel/20260311034923.1044737-1-brian.cain@oss.qualcomm.com/\n v4: https://lore.kernel.org/qemu-devel/20260309144822.877695-1-brian.cain@oss.qualcomm.com/\n v3: https://lore.kernel.org/qemu-devel/20260227203627.932864-1-brian.cain@oss.qualcomm.com/\n v2: https://lore.kernel.org/qemu-devel/20250902034715.1947718-1-brian.cain@oss.qualcomm.com/\n v1: https://lore.kernel.org/qemu-devel/20250301052628.1011210-1-brian.cain@oss.qualcomm.com/\n\nBrian Cain (37):\n docs: Add hexagon sysemu docs\n docs/system: Add hexagon CPU emulation\n target/hexagon: Fix badva reference, delete CAUSE\n target/hexagon: Add missing A_CALL attr, hintjumpr to multi_cof\n target/hexagon: Handle system/guest registers in gen_analyze_funcs.py\n and hex_common.py\n target/hexagon: Suppress unused-variable warnings for sysemu source\n regs\n target/hexagon: Make gen_exception_end_tb non-static\n target/hexagon: Switch to tag_ignore(), generate via\n get_{user,sys}_tags()\n target/hexagon: Add privilege check, use tag_ignore()\n target/hexagon: Add a placeholder fp exception\n target/hexagon: Add guest, system reg number defs\n target/hexagon: Add guest, system reg number state\n target/hexagon: Add TCG values for sreg, greg\n target/hexagon: Add guest/sys reg writes to DisasContext\n target/hexagon: Add imported macro, attr defs for sysemu\n target/hexagon: Add new macro definitions for sysemu\n target/hexagon: Add handlers for guest/sysreg r/w\n target/hexagon: Add placeholder greg/sreg r/w helpers\n target/hexagon: Add vmstate representation\n target/hexagon: Make A_PRIV, \"J2_trap*\" insts need_env()\n target/hexagon: Define register fields for system regs\n target/hexagon: Implement do_raise_exception()\n target/hexagon: Add system reg insns\n target/hexagon: Add sysemu TCG overrides\n target/hexagon: Add implicit attributes to sysemu macros\n target/hexagon: Add TCG overrides for int handler insts\n target/hexagon: Add TCG overrides for thread ctl\n target/hexagon: Add TCG overrides for rte, nmi\n target/hexagon: Add sreg_{read,write} helpers\n target/hexagon: Add representation to count cycles\n target/hexagon: Add implementation of cycle counters\n target/hexagon: Add pcycle setting functionality\n target/hexagon: Add cpu modes, mmu indices, next_PC to state\n hw/hexagon: Introduce hexagon TLB device\n target/hexagon: Add stubs for modify_ssr/get_exe_mode\n target/hexagon: Define f{S,G}ET_FIELD macros\n target/hexagon: Add hex_interrupts support\n\n MAINTAINERS | 3 +\n docs/devel/hexagon-sys.rst | 112 ++++++\n docs/devel/index-internals.rst | 1 +\n docs/system/hexagon/cdsp.rst | 12 +\n docs/system/hexagon/emulation.rst | 15 +\n docs/system/target-hexagon.rst | 103 +++++\n docs/system/targets.rst | 1 +\n include/hw/hexagon/hexagon_tlb.h | 46 +++\n target/hexagon/cpu-param.h | 4 +\n target/hexagon/cpu.h | 77 +++-\n target/hexagon/cpu_bits.h | 75 +++-\n target/hexagon/cpu_helper.h | 18 +\n target/hexagon/gen_tcg.h | 9 +\n target/hexagon/gen_tcg_sys.h | 102 +++++\n target/hexagon/helper.h | 22 ++\n target/hexagon/hex_interrupts.h | 15 +\n target/hexagon/hex_mmu.h | 26 ++\n target/hexagon/hex_regs.h | 117 ++++++\n target/hexagon/internal.h | 18 +\n target/hexagon/macros.h | 35 +-\n target/hexagon/sys_macros.h | 240 ++++++++++++\n target/hexagon/translate.h | 46 +++\n target/hexagon/attribs_def.h.inc | 35 +-\n target/hexagon/reg_fields_def.h.inc | 96 +++++\n hw/hexagon/hexagon_tlb.c | 466 +++++++++++++++++++++++\n linux-user/hexagon/cpu_loop.c | 16 +\n target/hexagon/arch.c | 5 +\n target/hexagon/cpu.c | 57 ++-\n target/hexagon/cpu_helper.c | 399 ++++++++++++++++++++\n target/hexagon/genptr.c | 151 ++++++++\n target/hexagon/hex_interrupts.c | 379 +++++++++++++++++++\n target/hexagon/hex_mmu.c | 268 +++++++++++++\n target/hexagon/machine.c | 32 ++\n target/hexagon/op_helper.c | 146 ++++++-\n target/hexagon/translate.c | 56 ++-\n target/hexagon/gen_analyze_funcs.py | 14 +-\n target/hexagon/gen_helper_funcs.py | 26 +-\n target/hexagon/gen_helper_protos.py | 23 +-\n target/hexagon/gen_idef_parser_funcs.py | 2 +\n target/hexagon/gen_op_attribs.py | 2 +-\n target/hexagon/gen_opcodes_def.py | 5 +-\n target/hexagon/gen_tcg_funcs.py | 35 +-\n target/hexagon/hex_common.py | 181 ++++++++-\n target/hexagon/imported/encode_pp.def | 128 ++++++-\n target/hexagon/imported/macros.def | 482 +++++++++++++++++++++++-\n target/hexagon/imported/system.idef | 244 +++++++++++-\n target/hexagon/meson.build | 13 +-\n 47 files changed, 4248 insertions(+), 110 deletions(-)\n create mode 100644 docs/devel/hexagon-sys.rst\n create mode 100644 docs/system/hexagon/cdsp.rst\n create mode 100644 docs/system/hexagon/emulation.rst\n create mode 100644 docs/system/target-hexagon.rst\n create mode 100644 include/hw/hexagon/hexagon_tlb.h\n create mode 100644 target/hexagon/cpu_helper.h\n create mode 100644 target/hexagon/gen_tcg_sys.h\n create mode 100644 target/hexagon/hex_interrupts.h\n create mode 100644 target/hexagon/hex_mmu.h\n create mode 100644 target/hexagon/sys_macros.h\n create mode 100644 hw/hexagon/hexagon_tlb.c\n create mode 100644 target/hexagon/cpu_helper.c\n create mode 100644 target/hexagon/hex_interrupts.c\n create mode 100644 target/hexagon/hex_mmu.c\n create mode 100644 target/hexagon/machine.c\n mode change 100755 => 100644 target/hexagon/imported/macros.def" }