Cover Letter Detail
Show a cover letter.
GET /api/covers/2218162/?format=api
{ "id": 2218162, "url": "http://patchwork.ozlabs.org/api/covers/2218162/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/cover/20260331-parse_iommu_cells-v12-0-decfd305eea9@oss.qualcomm.com/", "project": { "id": 28, "url": "http://patchwork.ozlabs.org/api/projects/28/?format=api", "name": "Linux PCI development", "link_name": "linux-pci", "list_id": "linux-pci.vger.kernel.org", "list_email": "linux-pci@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260331-parse_iommu_cells-v12-0-decfd305eea9@oss.qualcomm.com>", "list_archive_url": null, "date": "2026-03-31T14:04:45", "name": "[v12,0/3] of: parsing of multi #{iommu,msi}-cells in maps", "submitter": { "id": 92739, "url": "http://patchwork.ozlabs.org/api/people/92739/?format=api", "name": "Vijayanand Jitta", "email": "vijayanand.jitta@oss.qualcomm.com" }, "mbox": "http://patchwork.ozlabs.org/project/linux-pci/cover/20260331-parse_iommu_cells-v12-0-decfd305eea9@oss.qualcomm.com/mbox/", "series": [ { "id": 498207, "url": "http://patchwork.ozlabs.org/api/series/498207/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/list/?series=498207", "date": "2026-03-31T14:04:46", "name": "of: parsing of multi #{iommu,msi}-cells in maps", "version": 12, "mbox": "http://patchwork.ozlabs.org/series/498207/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/covers/2218162/comments/", "headers": { "Return-Path": "\n <linux-pci+bounces-51572-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-pci@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=o+CZ3OYj;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=ges/U1HM;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-pci+bounces-51572-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"o+CZ3OYj\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"ges/U1HM\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.168.131", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com" ], "Received": [ "from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4flVPF6sldz1yCp\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 01 Apr 2026 01:09:53 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 58ECB30358B7\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 31 Mar 2026 14:05:18 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 86FA53F9F31;\n\tTue, 31 Mar 2026 14:05:14 +0000 (UTC)", "from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com\n [205.220.168.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 066FB3F7E8C\n\tfor <linux-pci@vger.kernel.org>; Tue, 31 Mar 2026 14:05:09 +0000 (UTC)", "from pps.filterd (m0279864.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 62V9148k2761401\n\tfor <linux-pci@vger.kernel.org>; Tue, 31 Mar 2026 14:05:09 GMT", "from mail-pl1-f200.google.com (mail-pl1-f200.google.com\n [209.85.214.200])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d8b931b9b-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor <linux-pci@vger.kernel.org>; Tue, 31 Mar 2026 14:05:09 +0000 (GMT)", "by mail-pl1-f200.google.com with SMTP id\n d9443c01a7336-2b23af7d7e8so126264625ad.0\n for <linux-pci@vger.kernel.org>; Tue, 31 Mar 2026 07:05:08 -0700 (PDT)", "from hu-vjitta-hyd.qualcomm.com ([202.46.23.25])\n by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b24264292asm118311945ad.4.2026.03.31.07.04.56\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Tue, 31 Mar 2026 07:05:06 -0700 (PDT)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774965914; cv=none;\n b=Ya2r8j0hEAwQ4HWhk5ZKOJ1pshwrd2rNv7WTMgJdg3m+6TxW3VDt2TNhxWQKWZxYZfoS3oveWopqUk/sjc+ejKpjLKSlj1jg4ddgcJ2XFM/zG28NWDMkTZpf4ESaLBLfLKeeYtVIanSq8BKFJOWJ2kY7w0o9/i9cLfjv8u/cFW8=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774965914; c=relaxed/simple;\n\tbh=P2NjOwOfDO9uAKBSdnt+bXSNB/+yNSJiXlluqOTEHNk=;\n\th=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc;\n b=l5RR5cmx8gkVwKHQ2VV66EQe4iDa6B76/RQY9QWmMEgrigdTpuR0Vjqim+dRlxrPQ0gJ63Wr78ckm7nXE295XnH2v5QhxkR5Vs5YXzs/PL4EgkdOLceHVMRirvgzflxDQXuLV9X3Li4lgtjoLouT41yetJZYN5cn6uJI5zv4QKE=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=o+CZ3OYj;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=ges/U1HM; arc=none smtp.client-ip=205.220.168.131", "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:content-type:date:from:message-id\n\t:mime-version:subject:to; s=qcppdkim1; bh=dF4Obv+MCSq8YX0P9fxlsK\n\tGDvf3O7jRLPn7ezaYrn94=; b=o+CZ3OYj5iT9TfiBJQQTNFVxOHbunQR1j75oeO\n\tV3YExJ9yt3v/berszKeoWhGOTfi7pdx2GszMQHo48JYAU4vMf8NDj8Qol95WDQtj\n\tkt2T2qTsSbyWa8Owfkr7utvtrdrH/tohASWBGdMgXOFCECs/gQ6G9iGT+CX3Q2Xc\n\tMrxqC4EpUdV34HwujWpWIX33DvqEuY1v2ktIbSrDFlRavZFTK/mi9G45ugA5VxS2\n\t4p7HP8tJJewyZqCsT3WLyCNuBgjgDqmXvj3RFLnzpkGM8rO0prd3v4Kyh2YFupV0\n\tcMO3ds65t2hoqTNMhqZklxT7/1qmTsjk7AFjVByktZZBITRg==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1774965908; x=1775570708;\n darn=vger.kernel.org;\n h=cc:to:content-transfer-encoding:mime-version:message-id:date\n :subject:from:from:to:cc:subject:date:message-id:reply-to;\n bh=dF4Obv+MCSq8YX0P9fxlsKGDvf3O7jRLPn7ezaYrn94=;\n b=ges/U1HMKd6yOHsHrmS1lKisvm95kXzrkDULk1xPlp6PTVxEs+3NFUBLQXcz1uBPU/\n B7k/SK1IJRhHrq/+UdeOEvY0EBVkkwcbmsSIJXu/Mez4utynN+igpGwnn9kslOSvKcqA\n Bj7CzW2g+/h1WoDAs1O+QOihyfrOZF/9DAIyA7bGs08iswfUkJo89GH6aucJA4Efoz8r\n 8v8gmzNLat5EpWQ/y4TniG5oM0Ry2vPVG9kFTdAAaEFI4gN6Oc068z+GqIJsAzzGDzYM\n lIpB3XfggQF60jdPienzZff+YMVoCVpWWjAmwLUy3rRvIYUVbVEMzyiOuGnEi/J6JmLN\n wByg==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1774965908; x=1775570708;\n h=cc:to:content-transfer-encoding:mime-version:message-id:date\n :subject:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date\n :message-id:reply-to;\n bh=dF4Obv+MCSq8YX0P9fxlsKGDvf3O7jRLPn7ezaYrn94=;\n b=pXUppYVrfyDdeM59ycIf0DOyb7pgi12hOv2rd6znjHDyyLCn2HLbRjmb/h4K1fXHtU\n 4Mat6awCnVRpyInfMVaR+gIz35HNN9178znswvtuyzK0SDonSZcVC/nC1nMn6nRHUDvc\n pmiU0tchDUwczNpVBWGjKnZr+U1OLv8WIBAbTLhyk50GT5SpbtVYiPEEqFZYkTt6xot9\n VVB7z1OmClZDPWQX2jRZb6gTR5HdK4Py0Cb5ahao4lblpIMu4uYN1Bs8huWSlj8Kkm3S\n IHVKmsd45IiBNRdiaAOTNHpfweDzWS6bmsK/v5/mEqluQQYmLb4txDoD1enFvFLTLmS0\n KmLQ==", "X-Forwarded-Encrypted": "i=1;\n AJvYcCUg1uPI5uYPkWw7TDUlPbkMK6kRW9gUxNjoTQWLT6aulw9+DY1H4yuDPdRxCJHW0nd1KSzVdGHSfVs=@vger.kernel.org", "X-Gm-Message-State": "AOJu0Yya/gmStXbcjH6wINB45w0f6FXNeliqY1NH8bcGtd0XcsjoeDrT\n\tsoyCnMqLC2e41pZ+G3thrJzDYSiUZ6Ik8dbwbW8SDGFoDJHQORWFXpQ34I56KbgNVa4OxPQ+edu\n\tle7mywqKUr7ICwsEgbfevF8B3AaXZJ70n3HHV2belUJjm72Kb9S5dBp5j4ktRANQ=", "X-Gm-Gg": "ATEYQzzg5Y1ijGIGdXjP9l/ZTRkAO5dUl0aIFo46JZZ4bXXmcKT+laWvarHjlSANDXi\n\tB58D2ymKnW1MM4sV+gw3ap4q1LGfyO6xLWb8HcUUdpKBv3/t6gwo+j6lmyVHNex49EOrvpd3VxE\n\tVO7piD7w+SMpzjEXhd0IvOZlSQZNX4ZtgfrA9d7gJlDHmbYZdyL05yBe18MnlemNOgAkeZqwr4c\n\t5lIYQ6FUe3uZIP4vGtFAct9fyd27L2vP5s4W7qPmwKnyaZfQYe0v/a41dgSDcQpEV7SOR+bMJel\n\t+NdOqQ4E0CZkL9abWDFfLUYiCIciHkX6KJXRSxMeN1cEDVOu0/xJKX+HKWZPPH0nZr6yJeMHydq\n\t4mrY0pHvcJCxlLkdVEstjsFW6NN4dEU34tvtKQxI1eWgF6sRV+ClOh++1", "X-Received": [ "by 2002:a17:902:ced0:b0:2b0:c2d9:270a with SMTP id\n d9443c01a7336-2b0cdcf0019mr180935715ad.42.1774965908064;\n Tue, 31 Mar 2026 07:05:08 -0700 (PDT)", "by 2002:a17:902:ced0:b0:2b0:c2d9:270a with SMTP id\n d9443c01a7336-2b0cdcf0019mr180935015ad.42.1774965907346;\n Tue, 31 Mar 2026 07:05:07 -0700 (PDT)" ], "From": "Vijayanand Jitta <vijayanand.jitta@oss.qualcomm.com>", "Subject": "[PATCH v12 0/3] of: parsing of multi #{iommu,msi}-cells in maps", "Date": "Tue, 31 Mar 2026 19:34:45 +0530", "Message-Id": "<20260331-parse_iommu_cells-v12-0-decfd305eea9@oss.qualcomm.com>", "Precedence": "bulk", "X-Mailing-List": "linux-pci@vger.kernel.org", "List-Id": "<linux-pci.vger.kernel.org>", "List-Subscribe": "<mailto:linux-pci+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-pci+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "7bit", "X-B4-Tracking": "v=1; b=H4sIAH3Uy2kC/33NwQ6CMAwG4FchOzuyDkHw5HsYQ0opsgQBNyEaw\n rs7OHFAL03+P+3XSTi2hp04B5OwPBpnutYH0IdAUI3tnaUpfSG00omKFMgerePcdI/HkBM3jZN\n AUXRKUuSiQOHvesuVea/o9eZzbdyrs5/1x5gt7T9tzKSSxxIKYiaKGS6dc+FzwIb8VuiHWNAR1\n FbK9iRQnqJEV4QYI5TpLwo2lI53KfAUVFxhTIpTTTvUPM9fQ6NMd1ABAAA=", "X-Change-ID": "20260301-parse_iommu_cells-1c33768aebba", "To": "Nipun Gupta <nipun.gupta@amd.com>,\n Nikhil Agarwal <nikhil.agarwal@amd.com>, Joerg Roedel <joro@8bytes.org>,\n Will Deacon <will@kernel.org>, Robin Murphy <robin.murphy@arm.com>,\n Marc Zyngier <maz@kernel.org>, Lorenzo Pieralisi <lpieralisi@kernel.org>,\n Thomas Gleixner <tglx@kernel.org>, Saravana Kannan <saravanak@kernel.org>,\n Richard Zhu <hongxing.zhu@nxp.com>, Lucas Stach <l.stach@pengutronix.de>,\n\t=?utf-8?q?Krzysztof_Wilczy=C5=84ski?= <kwilczynski@kernel.org>,\n Manivannan Sadhasivam <mani@kernel.org>, Bjorn Helgaas <bhelgaas@google.com>,\n Frank Li <Frank.Li@nxp.com>, Sascha Hauer <s.hauer@pengutronix.de>,\n Pengutronix Kernel Team <kernel@pengutronix.de>,\n Fabio Estevam <festevam@gmail.com>, Juergen Gross <jgross@suse.com>,\n Stefano Stabellini <sstabellini@kernel.org>,\n Oleksandr Tyshchenko <oleksandr_tyshchenko@epam.com>,\n Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>,\n Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>,\n Bjorn Andersson <bjorn.andersson@oss.qualcomm.com>,\n Rob Herring <robh@kernel.org>, Conor Dooley <conor+dt@kernel.org>,\n Krzysztof Kozlowski <krzk+dt@kernel.org>,\n Prakash Gupta <prakash.gupta@oss.qualcomm.com>,\n Vikash Garodia <vikash.garodia@oss.qualcomm.com>", "Cc": "linux-kernel@vger.kernel.org, iommu@lists.linux.dev,\n linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,\n linux-pci@vger.kernel.org, imx@lists.linux.dev,\n xen-devel@lists.xenproject.org, linux-arm-msm@vger.kernel.org,\n Vijayanand Jitta <vijayanand.jitta@oss.qualcomm.com>,\n Charan Teja Kalla <charan.kalla@oss.qualcomm.com>", "X-Mailer": "b4 0.15.1", "X-Developer-Signature": "v=1; a=ed25519-sha256; t=1774965896; l=6029;\n i=vijayanand.jitta@oss.qualcomm.com; s=20260301; h=from:subject:message-id;\n bh=P2NjOwOfDO9uAKBSdnt+bXSNB/+yNSJiXlluqOTEHNk=;\n b=66lmuzH48rtm0FKXbMJnsG4s1A7Kc60A/4pJcguDLuPcx0lroADqyzlA9wif2kvUXlYq0+jLu\n KAnx76iLFtQDeoanD5WsP5LMaqzqXOX3e6iR/p1Nc5+FJv7Y4Bg5pDi", "X-Developer-Key": "i=vijayanand.jitta@oss.qualcomm.com; a=ed25519;\n pk=Lpi7Cs3wHe8KZtqvyci7FTOLzsKpEHKGCaPNZw+1zRI=", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwMzMxMDEzNiBTYWx0ZWRfX8tXnw9QccA69\n Cy6rxWtRAV5qNKQTxP09BPpwv53iXKYDiE1hX0Q2jcEQv86tQUv8FtLf/XziGrriR92FKAgvxqG\n 8Y3g7ken7x/4Fnn5A1wBD3EEjDCPy4xX1Q8qfUZnXyWC9srhyG6N6XguA6NbuHgYyjDvzF6erkA\n 0nEJDHyRe8GqmgK2WBS97N7OmQh/xKGXRWBAP+ER61sX6PWZ6Am7CVjdll18bKeRcaPjjFFsLoo\n 2YIL/QOcAShgiD3pDl617CxNxPXMTYI4+4RL+P2+UaNp3+3e5xmF7tlrrMzfBJ7ujnE8ASvHMwk\n Eq0lgTYGKttxXNfFSMwBOTgyTSelKzUGijaXdgA/+xC5POKZq/AlmKRDADuL3Unfyy6kfDtsSiA\n DJUr6pX4bQvb+HRT4wQ4sdzDW2Gj0XQczrPQOHxeFFDfQQ//EBViM9Lhnq+Yl3TdBvgp9dwP4MP\n pRENyANEY4hCGETrHFQ==", "X-Proofpoint-ORIG-GUID": "trjCRYDTEH4kwG-iEqzDtitPj56cX15x", "X-Proofpoint-GUID": "trjCRYDTEH4kwG-iEqzDtitPj56cX15x", "X-Authority-Analysis": "v=2.4 cv=NLjYOk6g c=1 sm=1 tr=0 ts=69cbd495 cx=c_pps\n a=IZJwPbhc+fLeJZngyXXI0A==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17\n a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10\n a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22\n a=VwQbUJbxAAAA:8 a=COk6AnOGAAAA:8 a=NEAV23lmAAAA:8 a=EUspDBNiAAAA:8\n a=w9jVfKxUgDq0yQD5sDkA:9 a=QEXdDO2ut3YA:10 a=uG9DUKGECoFWVXl0Dc02:22\n a=TjNXssC_j7lpFel5tvFf:22", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-03-31_03,2026-03-31_01,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n adultscore=0 suspectscore=0 impostorscore=0 spamscore=0 phishscore=0\n priorityscore=1501 malwarescore=0 clxscore=1015 lowpriorityscore=0\n bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound\n adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001\n definitions=main-2603310136" }, "content": "So far our parsing of {iommu,msi}-map properties has always blindly\nassumed that the output specifiers will always have exactly 1 cell.\nThis typically does happen to be the case, but is not actually enforced\n(and the PCI msi-map binding even explicitly states support for 0 or 1\ncells) - as a result we've now ended up with dodgy DTs out in the field\nwhich depend on this behaviour to map a 1-cell specifier for a 2-cell\nprovider, despite that being bogus per the bindings themselves.\n\nSince there is some potential use[1] in being able to map at least\nsingle input IDs to multi-cell output specifiers (and properly support\n0-cell outputs as well), add support for properly parsing and using the\ntarget nodes' #cells values, albeit with the unfortunate complication of\nstill having to work around expectations of the old behaviour too.\n\t\t\t\t\t\t\t-- Robin.\n\nUnlike single #{}-cell, it is complex to establish a linear relation\nbetween input 'id' and output specifier for multi-cell properties, thus\nit is always expected that len never going to be > 1. \n\nThese changes have been tested on QEMU for the arm64 architecture.\n\nSince, this would also need update in dt-schema, raised PR[2] for the\nsame.\n\n[1] https://lore.kernel.org/all/20250627-video_cb-v3-0-51e18c0ffbce@quicinc.com/\n[2] PR for iommu-map dtschema: https://github.com/devicetree-org/dt-schema/pull/184\n\nRobin,\n\nCould this series be pulled into an immutable branch/tag, if it doesn't make\nit into the v7.1 merge window? There are client changes dependent on it,\nSo it would help to get them moving forward rather than waiting another\ncycle.\n\nThanks,\nVijay\n\nV12:\n - Call of_node_put() unconditionally in imx_pcie_add_lut_by_rid()\n thereby addressing comments from Bjorn Helgaas.\n\n Link to v11:\n https://lore.kernel.org/r/20260325-parse_iommu_cells-v11-0-1fefa5c0e82c@oss.qualcomm.com\n\nV11:\n - Added explicit filter_np parameter to of_map_id() and of_map_msi_id()\n per Dmitry Baryshkov's review feedback, making the filter explicit\n instead of overloading arg->np as both input filter and output parameter.\n - Removed of_node_put() from inside of_map_id(), making the caller responsible\n for reference management. Updated of_msi_xlate() to properly handle reference counting.\n - Collected ACKed by tags, and fixed minor typos.\n Link to v10:\n https://lore.kernel.org/r/20260309-parse_iommu_cells-v10-0-c62fcaa5a1d8@oss.qualcomm.com\n\nV10:\n - Move of_map_iommu_id()/of_map_msi_id() from include/linux/of.h to\n drivers/of/base.c as out-of-line helpers per feedback from Marc Zyngier\n and Rob Herring.\n - Add kernel-doc to document both helpers for discoverability and\n usage clarity.\n - Fix of_map_msi_id() wrapper and all its callers (cdx_msi.c,\n irq-gic-its-msi-parent.c, drivers/of/irq.c) to correctly use the new\n struct of_phandle_args-based API with proper of_node_put() handling\n as per feeback from Dmitry.\n Link to v9:\n https://lore.kernel.org/r/20260301-parse_iommu_cells-v9-0-4d1bceecc5e1@oss.qualcomm.com\n\nV9:\n - Updated TO/CC list based on feedback to include all relevant\n maintainers.\n - No functional changes to the patches themselves.\n\n Link to V8:\n https://lore.kernel.org/all/20260226074245.3098486-1-vijayanand.jitta@oss.qualcomm.com/\n\nV8:\n - Removed mentions of of_map_args from commit message to match code.\n\n Link to V7:\n https://lore.kernel.org/all/20260210101157.2145113-1-vijayanand.jitta@oss.qualcomm.com/\n\nV7:\n - Removed of_map_id_args structure and replaced it with\n of_phandle_args as suggested by Dmitry.\n\n Link to V6:\n https://lore.kernel.org/all/20260121055400.937856-1-vijayanand.jitta@oss.qualcomm.com/\n\nV6:\n - Fixed build error reported by kernel test bot.\n\n Link to V5:\n https://lore.kernel.org/all/20260118181125.1436036-1-vijayanand.jitta@oss.qualcomm.com/\n\nV5:\n - Fixed Build Warnings.\n - Raised PR for iommu-map dtschema: https://github.com/devicetree-org/dt-schema/pull/184\n\n Link to V4:\n https://lore.kernel.org/all/20251231114257.2382820-1-vijayanand.jitta@oss.qualcomm.com/\n\nV4:\n - Added Reviewed-by tag.\n - Resolved warnings reported by kernel test bot, minor code\n reorganization.\n\n Link to V3:\n https://lore.kernel.org/all/20251221213602.2413124-1-vijayanand.jitta@oss.qualcomm.com/\n\nV3:\n - Added Reviewed-by tag.\n - Updated of_map_id_args struct as a wrapper to of_phandle_args and\n added comment description as suggested by Rob Herring.\n\n Link to V2:\n https://lore.kernel.org/all/20251204095530.8627-1-vijayanand.jitta@oss.qualcomm.com/\n\nV2:\n - Incorporated the patches from Robin that does the clean implementation.\n - Dropped the patches the were adding multi-map support from this series\n as suggested.\n\nV1:\n https://lore.kernel.org/all/cover.1762235099.git.charan.kalla@oss.qualcomm.com/\n\nRFC:\n https://lore.kernel.org/all/20250928171718.436440-1-charan.kalla@oss.qualcomm.com/#r\n\nSigned-off-by: Vijayanand Jitta <vijayanand.jitta@oss.qualcomm.com>\n---\nCharan Teja Kalla (1):\n of: Factor arguments passed to of_map_id() into a struct\n\nRobin Murphy (2):\n of: Add convenience wrappers for of_map_id()\n of: Respect #{iommu,msi}-cells in maps\n\n drivers/cdx/cdx_msi.c | 8 +-\n drivers/iommu/of_iommu.c | 6 +-\n drivers/irqchip/irq-gic-its-msi-parent.c | 11 +-\n drivers/of/base.c | 213 ++++++++++++++++++++++++-------\n drivers/of/irq.c | 11 +-\n drivers/pci/controller/dwc/pci-imx6.c | 34 +++--\n drivers/pci/controller/pcie-apple.c | 6 +-\n drivers/xen/grant-dma-ops.c | 5 +-\n include/linux/of.h | 30 ++++-\n 9 files changed, 240 insertions(+), 84 deletions(-)\n---\nbase-commit: 3fa5e5702a82d259897bd7e209469bc06368bf31\nchange-id: 20260301-parse_iommu_cells-1c33768aebba\n\nBest regards,\n-- \nVijayanand Jitta <vijayanand.jitta@oss.qualcomm.com>" }