Cover Letter Detail
Show a cover letter.
GET /api/covers/2217966/?format=api
{ "id": 2217966, "url": "http://patchwork.ozlabs.org/api/covers/2217966/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-aspeed/cover/20260331-upstream_pinctrl-v5-0-8994f59ff367@aspeedtech.com/", "project": { "id": 57, "url": "http://patchwork.ozlabs.org/api/projects/57/?format=api", "name": "Linux ASPEED SoC development", "link_name": "linux-aspeed", "list_id": "linux-aspeed.lists.ozlabs.org", "list_email": "linux-aspeed@lists.ozlabs.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260331-upstream_pinctrl-v5-0-8994f59ff367@aspeedtech.com>", "list_archive_url": null, "date": "2026-03-31T07:31:15", "name": "[v5,0/3] pinctrl: aspeed: Add AST2700 SoC0 support", "submitter": { "id": 80235, "url": "http://patchwork.ozlabs.org/api/people/80235/?format=api", "name": "Billy Tsai", "email": "billy_tsai@aspeedtech.com" }, "mbox": "http://patchwork.ozlabs.org/project/linux-aspeed/cover/20260331-upstream_pinctrl-v5-0-8994f59ff367@aspeedtech.com/mbox/", "series": [ { "id": 498132, "url": "http://patchwork.ozlabs.org/api/series/498132/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-aspeed/list/?series=498132", "date": "2026-03-31T07:31:15", "name": "pinctrl: aspeed: Add AST2700 SoC0 support", "version": 5, "mbox": "http://patchwork.ozlabs.org/series/498132/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/covers/2217966/comments/", "headers": { "Return-Path": "\n <linux-aspeed+bounces-3816-incoming=patchwork.ozlabs.org@lists.ozlabs.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-aspeed@lists.ozlabs.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=lists.ozlabs.org\n (client-ip=112.213.38.117; helo=lists.ozlabs.org;\n envelope-from=linux-aspeed+bounces-3816-incoming=patchwork.ozlabs.org@lists.ozlabs.org;\n receiver=patchwork.ozlabs.org)", "lists.ozlabs.org;\n arc=none smtp.remote-ip=211.20.114.72", "lists.ozlabs.org;\n dmarc=pass (p=quarantine dis=none) header.from=aspeedtech.com", "lists.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=aspeedtech.com\n (client-ip=211.20.114.72; helo=twmbx01.aspeed.com;\n envelope-from=billy_tsai@aspeedtech.com; receiver=lists.ozlabs.org)" ], "Received": [ "from lists.ozlabs.org (lists.ozlabs.org [112.213.38.117])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4flKZG5km2z1yGH\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 31 Mar 2026 18:32:06 +1100 (AEDT)", "from boromir.ozlabs.org (localhost [127.0.0.1])\n\tby lists.ozlabs.org (Postfix) with ESMTP id 4flKZF6ZmPz2ybQ;\n\tTue, 31 Mar 2026 18:32:05 +1100 (AEDT)", "from TWMBX01.aspeed.com (mail.aspeedtech.com [211.20.114.72])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby lists.ozlabs.org (Postfix) with ESMTPS id 4flKZD6szgz2xSb;\n\tTue, 31 Mar 2026 18:32:04 +1100 (AEDT)", "from TWMBX01.aspeed.com (192.168.0.62) by TWMBX01.aspeed.com\n (192.168.0.62) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.10; Tue, 31 Mar\n 2026 15:31:46 +0800", "from [127.0.1.1] (192.168.10.13) by TWMBX01.aspeed.com\n (192.168.0.62) with Microsoft SMTP Server id 15.2.1748.10 via Frontend\n Transport; Tue, 31 Mar 2026 15:31:46 +0800" ], "ARC-Seal": "i=1; a=rsa-sha256; d=lists.ozlabs.org; s=201707; t=1774942325;\n\tcv=none;\n b=QZOlQcHEQXt+pYnT4ncZszBzW4XSCvCpqeeXN3mnHDEShe96T4mjQOzT8s0rQZN4C6c8MdMI00Li0CLt/STnoemJPBzyfjEGChhAa3uYS96LeqMoaSOPsWlT4YuEPUhk2fXvTDj63n74vqZG/dbLb1O5q39iW/kuBWQHvlts8ImF77wYxTddj1XDzI72/VQy+L68aVvCUAOu4gNCAZoLmNe3o5m68WrxECifShMHDyZmqyhhCOeH4eCDMIVdeEOvC+LdZyufzX79NR9JE8LrAFqO0uuI856Qxn9NeAOsH/+I7wjqQ0sGKJv55FCp09wmU0pBnQgpaYqWUYMjEdagwA==", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=lists.ozlabs.org; s=201707;\n\tt=1774942325; c=relaxed/relaxed;\n\tbh=1booxj/4+s2/mOOmT994Kl+DJOj4mNF/QvMvMsul5xs=;\n\th=From:Subject:Date:Message-ID:MIME-Version:Content-Type:To:CC;\n b=DwmrCTgtceB63uts7ZJcK2gRlVJRQT0CZisxrqmF9HyhFJwCaIV6oiKuklu+SqhH+zV657Ft5y4WoVYJce3Ji+jWypOv/w1dOq/ssrIbNTcN4Dr43yiXkszrBIHKysCM5pLuciMmr6KhCwlF9XLA199P3tSbOCNugg24BPg67zvDcfYbcEFLQ/MgWWmlK/m90mCYYD+W85RPyt1NFE7bNHxUlsnvrl5asOUUPOt7r9h906GLDYmDeWLb1ApS6xNH3p7opnmI/6zhxu+eD/nyFNCwrvHHYbbDQUZ37F/7kzP7NpZVB0SVJ2RewygDlPkqljG6IAKtNUvcuPDy4l+ZwQ==", "ARC-Authentication-Results": "i=1; lists.ozlabs.org;\n dmarc=pass (p=quarantine dis=none) header.from=aspeedtech.com;\n spf=pass (client-ip=211.20.114.72; helo=twmbx01.aspeed.com;\n envelope-from=billy_tsai@aspeedtech.com;\n receiver=lists.ozlabs.org) smtp.mailfrom=aspeedtech.com", "From": "Billy Tsai <billy_tsai@aspeedtech.com>", "Subject": "[PATCH v5 0/3] pinctrl: aspeed: Add AST2700 SoC0 support", "Date": "Tue, 31 Mar 2026 15:31:15 +0800", "Message-ID": "<20260331-upstream_pinctrl-v5-0-8994f59ff367@aspeedtech.com>", "X-Mailing-List": "linux-aspeed@lists.ozlabs.org", "List-Id": "<linux-aspeed.lists.ozlabs.org>", "List-Help": "<mailto:linux-aspeed+help@lists.ozlabs.org>", "List-Owner": "<mailto:linux-aspeed+owner@lists.ozlabs.org>", "List-Post": "<mailto:linux-aspeed@lists.ozlabs.org>", "List-Archive": "<https://lore.kernel.org/linux-aspeed/>,\n <https://lists.ozlabs.org/pipermail/linux-aspeed/>", "List-Subscribe": "<mailto:linux-aspeed+subscribe@lists.ozlabs.org>,\n <mailto:linux-aspeed+subscribe-digest@lists.ozlabs.org>,\n <mailto:linux-aspeed+subscribe-nomail@lists.ozlabs.org>", "List-Unsubscribe": "<mailto:linux-aspeed+unsubscribe@lists.ozlabs.org>", "Precedence": "list", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "7bit", "X-B4-Tracking": "v=1; b=H4sIAEN4y2kC/2XOSw6CMBSF4a2Qji25hRaLI/dhCClwkZvwSluJh\n LB3CwMHOvwH58vZmENL6Ngt2pjFhRxNYwh1iVjdmfGJnJrQLIFEiUQo/pqdt2iGcqax9rbnuhW\n 5alow+VWxMJsttvQ+yUcRurXTwH0XNl8IcpACUgki1jrRVy54RX2/lt4Zuhs3IzYe6y6up+EgO\n 3J+sut5cpEHfDAZpJD9/1kkB24aidpUupI6/wWLfd8/v27IgfgAAAA=", "X-Change-ID": "20251215-upstream_pinctrl-8f195df0a975", "To": "Lee Jones <lee@kernel.org>, Rob Herring <robh@kernel.org>, \"Krzysztof\n Kozlowski\" <krzk+dt@kernel.org>, Conor Dooley <conor+dt@kernel.org>, \"Joel\n Stanley\" <joel@jms.id.au>, Andrew Jeffery <andrew@codeconstruct.com.au>,\n\t\"Linus Walleij\" <linusw@kernel.org>, Billy Tsai <billy_tsai@aspeedtech.com>,\n\t\"Bartosz Golaszewski\" <brgl@kernel.org>, Ryan Chen <ryan_chen@aspeedtech.com>", "CC": "Andrew Jeffery <andrew@aj.id.au>, <devicetree@vger.kernel.org>,\n\t<linux-arm-kernel@lists.infradead.org>, <linux-aspeed@lists.ozlabs.org>,\n\t<linux-kernel@vger.kernel.org>, <openbmc@lists.ozlabs.org>,\n\t<linux-gpio@vger.kernel.org>, <linux-clk@vger.kernel.org>", "X-Mailer": "b4 0.14.3", "X-Developer-Signature": "v=1; a=ed25519-sha256; t=1774942306; l=4186;\n i=billy_tsai@aspeedtech.com; s=20251118; h=from:subject:message-id;\n bh=j/lCVMm5Ghps1IlCQohPFeP1bg8qFP/vfQXBUgF2UOk=;\n b=aOXMWn/+I2zqHn2S2EwLGvr8ir5DNMlD6PgJZepWEs/vXfsC4L+kWgAWP1OHArvvuGxfKb733\n xD7C1dHhGcoDg0e9exp7M/jZIyYUzKv1446iEQRgmDv6hJ0sE0R26uG", "X-Developer-Key": "i=billy_tsai@aspeedtech.com; a=ed25519;\n pk=/A8qvgZ6CPfnwKgT6/+k+nvXOkN477MshEGJvVdzeeQ=", "X-Spam-Status": "No, score=0.0 required=5.0 tests=SPF_HELO_FAIL,SPF_PASS\n\tautolearn=disabled version=4.0.1", "X-Spam-Checker-Version": "SpamAssassin 4.0.1 (2024-03-25) on lists.ozlabs.org" }, "content": "AST2700 is composed of two interconnected SoC instances, each providing\nits own pin control hardware. This series introduces bindings describing\nthe AST2700 pinctrl architecture and adds pinctrl driver support for the\nSoC0 instance.\n\nThe bindings document the AST2700 dual-SoC design and follow common\npinctrl conventions, while the SoC0 driver implementation builds upon\nthe existing ASPEED pinctrl infrastructure.\n\n---\nChanges in v5:\n- Complete the AST2700 SCU0 binding and disallow child nodes that are\n not relevant for the hardware (p2a-control and smp-memram).\n- Add examples for both the AST2700 SCU0 binding and the pinctrl binding,\n ensuring they are valid against the schema.\n- Rework the pinctrl binding example to be self-contained and independent\n of the SCU binding.\n- Reorder the binding patches so the pinctrl binding is introduced before\n the SCU binding update, allowing the SCU example to be added cleanly.\n- Adjust the binding accordingly to restrict drive-strength to the\n supported values.\n- Update the drive-strength table to match hardware-defined values.\n- Link to v4: https://lore.kernel.org/r/20260306-upstream_pinctrl-v4-0-ad4e8ab8b489@aspeedtech.com\n\nChanges in v4:\n- Rename series title to \"pinctrl: aspeed: Add AST2700 SoC0 support\"\n to make it specific to SoC0.\n- Remove unnecessary SCU example from bindings.\n- Fix Makefile newline to avoid patch warning.\n- Make pinctrl data structures const and align with existing Aspeed drivers.\n- Sort the arrays and enums alphabetically.\n- Minor cleanups for consistency, no functional changes.\n- Link to v3: https://lore.kernel.org/r/20260120-upstream_pinctrl-v3-0-868fbf8413b5@aspeedtech.com\n\nChanges in v3:\ndt-bindings: pinctrl: aspeed: AST2700 pinctrl improvements\n- Improved binding descriptions for SoC0 and SoC1 to better explain the\n AST2700 dual-SoC architecture with independent pin control blocks\n- Switched from additionalProperties to patternProperties using the\n '-state$' suffix to restrict child node naming\n- Removed per-binding examples based on review feedback\n- Added additionalProperties: false at the top level for stricter schema\n validation\n- Dropped the aspeed,ast2700-soc1-pinctrl binding, as the SoC1 pinctrl\n registers follow a regular layout and can be described using an\n existing generic pinctrl binding\n- Updated the function and group enum lists to match the definitions\n used by the AST2700 pinctrl driver\n\ndt-bindings: mfd: aspeed: Add AST2700 SCU example with pinctrl\n- Added a complete AST2700 SCU0 example demonstrating pinctrl integration\n- Example covers both pin function/group configuration and pin\n drive-strength settings\n- Updated child node naming to use the '-state' suffix, following common\n pinctrl conventions\n\npinctrl: aspeed: AST2700 SoC0 driver improvements\n- Refactored pin and signal declarations to use common ASPEED pinmux\n macros (SIG_EXPR_LIST_DECL_SEMG, SIG_EXPR_LIST_DECL_SESG, PIN_DECL_*)\n- Added SCU010 register definition for hardware strap control\n- Reworked code structure to better align with existing ASPEED pinctrl\n drivers\n\n- Link to v2: https://lore.kernel.org/r/20250904103401.88287-1-billy_tsai@aspeedtech.com\n\nChanges in v2:\n- Update pinctrl aspeed binding files.\n- Update the commit message for pinctrl binding patch.\n- Link to v1: https://lore.kernel.org/r/20250829073030.2749482-1-billy_tsai@aspeedtech.com\n\n---\nBilly Tsai (3):\n dt-bindings: pinctrl: Add aspeed,ast2700-soc0-pinctrl\n dt-bindings: mfd: aspeed,ast2x00-scu: Describe AST2700 SCU0\n pinctrl: aspeed: Add AST2700 SoC0 support\n\n .../bindings/mfd/aspeed,ast2x00-scu.yaml | 117 ++++\n .../pinctrl/aspeed,ast2700-soc0-pinctrl.yaml | 161 +++++\n drivers/pinctrl/aspeed/Kconfig | 9 +\n drivers/pinctrl/aspeed/Makefile | 1 +\n drivers/pinctrl/aspeed/pinctrl-aspeed-g7-soc0.c | 710 +++++++++++++++++++++\n 5 files changed, 998 insertions(+)\n---\nbase-commit: af4e9ef3d78420feb8fe58cd9a1ab80c501b3c08\nchange-id: 20251215-upstream_pinctrl-8f195df0a975\n\nBest regards," }