Cover Letter Detail
Show a cover letter.
GET /api/covers/2217824/?format=api
{ "id": 2217824, "url": "http://patchwork.ozlabs.org/api/covers/2217824/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/cover/20260330171419.1117817-1-aswin.murugan@oss.qualcomm.com/", "project": { "id": 18, "url": "http://patchwork.ozlabs.org/api/projects/18/?format=api", "name": "U-Boot", "link_name": "uboot", "list_id": "u-boot.lists.denx.de", "list_email": "u-boot@lists.denx.de", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260330171419.1117817-1-aswin.murugan@oss.qualcomm.com>", "list_archive_url": null, "date": "2026-03-30T17:14:12", "name": "[v3,0/7] qcom: Add NVMEM bitfield support and reboot���mode integration", "submitter": { "id": 90811, "url": "http://patchwork.ozlabs.org/api/people/90811/?format=api", "name": "Aswin Murugan", "email": "aswin.murugan@oss.qualcomm.com" }, "mbox": "http://patchwork.ozlabs.org/project/uboot/cover/20260330171419.1117817-1-aswin.murugan@oss.qualcomm.com/mbox/", "series": [ { "id": 498069, "url": "http://patchwork.ozlabs.org/api/series/498069/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/list/?series=498069", "date": "2026-03-30T17:14:12", "name": "qcom: Add NVMEM bitfield support and reboot���mode integration", "version": 3, "mbox": "http://patchwork.ozlabs.org/series/498069/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/covers/2217824/comments/", "headers": { "Return-Path": "<u-boot-bounces@lists.denx.de>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=X2PieZlf;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=baUCd+MO;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de\n (client-ip=85.214.62.61; helo=phobos.denx.de;\n envelope-from=u-boot-bounces@lists.denx.de; receiver=patchwork.ozlabs.org)", "phobos.denx.de;\n dmarc=none (p=none dis=none) header.from=oss.qualcomm.com", "phobos.denx.de;\n spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de", "phobos.denx.de;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"X2PieZlf\";\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"baUCd+MO\";\n\tdkim-atps=neutral", "phobos.denx.de; dmarc=none (p=none dis=none)\n header.from=oss.qualcomm.com", "phobos.denx.de;\n spf=pass smtp.mailfrom=aswin.murugan@oss.qualcomm.com" ], "Received": [ "from phobos.denx.de (phobos.denx.de [85.214.62.61])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fkyY75ltpz1y1q\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 31 Mar 2026 04:14:51 +1100 (AEDT)", "from h2850616.stratoserver.net (localhost [IPv6:::1])\n\tby phobos.denx.de (Postfix) with ESMTP id 2624783F5B;\n\tMon, 30 Mar 2026 19:14:48 +0200 (CEST)", "by phobos.denx.de (Postfix, from userid 109)\n id 0828283DBF; Mon, 30 Mar 2026 19:14:47 +0200 (CEST)", "from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com\n [205.220.180.131])\n (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits))\n (No client certificate requested)\n by phobos.denx.de (Postfix) with ESMTPS id 7738083DBF\n for <u-boot@lists.denx.de>; Mon, 30 Mar 2026 19:14:44 +0200 (CEST)", "from pps.filterd (m0279870.ppops.net [127.0.0.1])\n by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 62UCZuvg703490\n for <u-boot@lists.denx.de>; Mon, 30 Mar 2026 17:14:43 GMT", "from mail-pf1-f197.google.com (mail-pf1-f197.google.com\n [209.85.210.197])\n by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d7sans5md-1\n (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n for <u-boot@lists.denx.de>; Mon, 30 Mar 2026 17:14:42 +0000 (GMT)", "by mail-pf1-f197.google.com with SMTP id\n d2e1a72fcca58-82c69a72aeaso2990864b3a.2\n for <u-boot@lists.denx.de>; Mon, 30 Mar 2026 10:14:42 -0700 (PDT)", "from hu-aswinm-blr.qualcomm.com\n (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19])\n by smtp.gmail.com with ESMTPSA id\n d2e1a72fcca58-82ca8626518sm7349777b3a.52.2026.03.30.10.14.33\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 30 Mar 2026 10:14:40 -0700 (PDT)" ], "X-Spam-Checker-Version": "SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de", "X-Spam-Level": "", "X-Spam-Status": "No, score=-0.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,\n DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_BLOCKED,\n RCVD_IN_VALIDITY_CERTIFIED_BLOCKED,RCVD_IN_VALIDITY_RPBL_BLOCKED,\n SPF_HELO_NONE,SPF_PASS autolearn=no autolearn_force=no version=3.4.2", "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n content-transfer-encoding:content-type:date:from:message-id\n :mime-version:subject:to; s=qcppdkim1; bh=HxAM2580loD1atp5f1o567\n V/4hy+JS8Wsu3gMETQIag=; b=X2PieZlftEgVcHAqDohEvesij3tOPRRcmuqYWa\n w6mCZVnqKlzX/a7KqYhUleZuJIQommkLtTjVY6BqwEsR1EWcREbq12TccY+cDvr/\n nFDYOdk9UNf/1LZxkq5xewSVCyxNmngJCsXozg0sdDNtUdhSWTuQI/2BJurmRk4t\n eEM9HhhH3NRpZIaeKdFGDiqLiHPIjItXFaQaUVaOrSh4/9DG+lk78iEBnAm/3rG7\n D0eUKIxuyFFIJG336BEPxzatPDkpUwpolIbmTSat7PdGeoqKWiXqAmf3T2NCdQam\n sJ0hcC0zPaT38p8G/dcHOujJRluli/bkP3pmipsd39t+sDzA==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1774890882; x=1775495682; darn=lists.denx.de;\n h=content-transfer-encoding:mime-version:message-id:date:subject:to\n :from:from:to:cc:subject:date:message-id:reply-to;\n bh=HxAM2580loD1atp5f1o567V/4hy+JS8Wsu3gMETQIag=;\n b=baUCd+MO9D/4emUYyEm9GhHjdCchhO9ZrySM4UBiU2RemHs3hPoTKC2rKPCLL1Duxv\n dwIJTkK43pf+U80YaDaj6oXFyw2asCaszZ3J1kVPflyvJtMQp2PN1Hm5WFJJRIVghB4o\n ij7sDMh9M990xJgyqcNvB3qPvvr0MrYOWbl5jpDko2PvZSdV05EnoFF3VZBr2kDwVAjc\n FJW9VBwk6QxVjDzD2CF2fHjNVsGxmMFRj9uqdM89FsNmEe/PUR8bgR1POQZ1AZX2eumx\n 9DXkVb4s+CPVatVh2NadIAefyZ1qQMGb9cuw6hHGH3KSMk/v5WW/akOyUUM/Kr6TH2Jd\n NSMg==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1774890882; x=1775495682;\n h=content-transfer-encoding:mime-version:message-id:date:subject:to\n :from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id\n :reply-to;\n bh=HxAM2580loD1atp5f1o567V/4hy+JS8Wsu3gMETQIag=;\n b=OVHwANFeSJf9BtGkrf/U2PFuNT7xRD2QSuPLTHYguf1X9pqcUyd5Pge4W4RxcKoK1T\n 6S9MXw3gCCzpzl8V6m0fuQ6jgt+WBwxuZKGFI7kuFoTkBME6zzuP3sh4xj25T+Hxdorw\n OD6Ujbx0LE076NPrvqscThg5J8btKYXPeHwJ2axx9b70tsgVsZi32BpO8o0S3274gU9K\n iMT32rK8TqiadYEecRE53siPPsK5IpLd/wu7YROopFKkVbHogidBS8Qyiz9pn01JCbR5\n 1nKlPt77qx1pNYQz93T4yAblTQyYWDyQK3PWUUE3+/lwdriCSpmqQGDdl4Pdz1YYCl6C\n mk4A==", "X-Forwarded-Encrypted": "i=1;\n AJvYcCU0MNfpKIC9P6IyitsA2kTvDRtveHtqW3FH6y1lzCul68AbK8CC1SsND8QtW3xrwlwm1oJUyIo=@lists.denx.de", "X-Gm-Message-State": "AOJu0Yz9ldD7b2h6Ypdcsda3UjJHc7DVTFby0TfC4ojU2f+t3xCfqZcP\n SyrRiLuWekIYoNg49nUUeV/w/60JkG+2kNSSr2Rr4iYMPWkmWdxsif5kPXigxoNETiRnWvoo3V9\n e98PCqYxb+ua43MdKkoRw/s0CEueZNZNm71q8pGRBAU6B2NSFszihSto+", "X-Gm-Gg": "ATEYQzxABZdYjwVjqjN2jZp+HaEGqA0R1mPbwLbVMkX2Rmv7Bv0caYwjlwSXbfFivPD\n JvfEnnJ2e9np1H4X595ocUWT16zHAup11mPQXeC12jp+CddcYjWcnBQ8twCjM0Q43nHvDCczmkT\n zNtq40clHHtfB+qY6sjwNzgKcX/B5rWAnyNL1ay26Jp0AEm1pwcJGoXu8ROiRPCtK8Z/2THyDAN\n 09J5eN5HAxV3srNjfA6nJ2FEEX/JdrtORtKspJMbEt90quhGnlh6n9MF1N6DdcvV5jfFGyn+nfJ\n ++IOO+vW2n+vaoZmMho3lUcfwLAVot7D3Osejlscnz7MfFE00hvuz3/2pqbutoOSzbXhFlLKwAC\n 74tcgG1YsJ+oLXMW2P33ogD0D+wB5OJG4aSo9SV4otWi4peSD/1+ra2wnWKrSom5NCQgNMP+tD7\n JS+JJYV/ohXFokU7+LQaHGkxSlPGgsDw63/u9d9KG5", "X-Received": [ "by 2002:a05:6a00:b486:b0:82c:6f07:2d8e with SMTP id\n d2e1a72fcca58-82c960932camr11742175b3a.54.1774890881943;\n Mon, 30 Mar 2026 10:14:41 -0700 (PDT)", "by 2002:a05:6a00:b486:b0:82c:6f07:2d8e with SMTP id\n d2e1a72fcca58-82c960932camr11742107b3a.54.1774890881155;\n Mon, 30 Mar 2026 10:14:41 -0700 (PDT)" ], "From": "Aswin Murugan <aswin.murugan@oss.qualcomm.com>", "To": "trini@konsulko.com, aswin.murugan@oss.qualcomm.com,\n casey.connolly@linaro.org, neil.armstrong@linaro.org,\n sumit.garg@kernel.org, sjg@chromium.org, seanga2@gmail.com,\n sughosh.ganu@arm.com, ilias.apalodimas@linaro.org, gchan9527@gmail.com,\n mkorpershoek@kernel.org, hs@nabladev.com,\n marek.vasut+renesas@mailbox.org, msp@baylibre.com,\n dinesh.maniyam@altera.com, peng.fan@nxp.com, quentin.schulz@cherry.de,\n kever.yang@rock-chips.com, jamie.gibbons@microchip.com,\n justin@tidylabs.net, xypron.glpk@gmx.de, n-francis@ti.com, h-vm@ti.com,\n ycliang@andestech.com, u-boot@lists.denx.de, u-boot-qcom@groups.io", "Subject": "=?unknown-8bit?q?=5BPATCH_v3_0/7=5D_qcom=3A_Add_NVMEM_bitfield_supp?=\n\t=?unknown-8bit?q?ort_and_reboot=E2=80=91mode_integration?=", "Date": "Mon, 30 Mar 2026 22:44:12 +0530", "Message-Id": "<20260330171419.1117817-1-aswin.murugan@oss.qualcomm.com>", "X-Mailer": "git-send-email 2.34.1", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=UTF-8", "Content-Transfer-Encoding": "8bit", "X-Proofpoint-GUID": "6zbqouPwtjR44NVLIWu6UbFGGbZnTN2n", "X-Proofpoint-ORIG-GUID": "6zbqouPwtjR44NVLIWu6UbFGGbZnTN2n", "X-Authority-Analysis": "v=2.4 cv=NofcssdJ c=1 sm=1 tr=0 ts=69caaf82 cx=c_pps\n a=rEQLjTOiSrHUhVqRoksmgQ==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17\n a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10\n a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22\n a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=RxCTT1kfdlTa0MEHILYA:9 a=QEXdDO2ut3YA:10\n a=2VI0MkxyNR6bbpdq8BZq:22", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwMzMwMDE0MCBTYWx0ZWRfXwaH7SFYaHtJ4\n PDt6edDp46NyuqAieOYY6enHHwj7sS5Nf0H3MQkbmTZTgR6DfY80MYvG8EUukuJpQWJCtxGIVws\n fEGwwO7v/ovN9wpy7VftotRABGkNMZ43FWIWHufWo397Ox04sQTp0f4Hx1vpKHrySiUHrALrRNm\n wake6JtpPI5jxmqqhEBJ+YEk+NbO5R9Z3UbsO2yrLgfcR1EftUs+IHEV/P9d367DCKtdZ75U2No\n 4MBw1Gc+CYa2e1qnX4kx/htjpNSezaa09E3Z1SpUEXdxPx4zHUjiNI+19ZWLmBrQ485AUzFPtjq\n Og4fNHTutGjP/S9Ucn87zi5nWONmSknySftuw3/9eRw5cp7oLlYxpxMBSDSFm9hnZGta47Ybric\n sjUPy2ngVv+JnfYYE2xcTZBEShBuE+DN/V/JIQfweUQsTjZtihoow5ePYbys86cTDNMbBq3Anzy\n zAW/hnrydls+KfulFyg==", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-03-29_05,2026-03-28_01,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n impostorscore=0 adultscore=0 bulkscore=0 spamscore=0 priorityscore=1501\n clxscore=1015 lowpriorityscore=0 phishscore=0 malwarescore=0 suspectscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603300140", "X-BeenThere": "u-boot@lists.denx.de", "X-Mailman-Version": "2.1.39", "Precedence": "list", "List-Id": "U-Boot discussion <u-boot.lists.denx.de>", "List-Unsubscribe": "<https://lists.denx.de/options/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=unsubscribe>", "List-Archive": "<https://lists.denx.de/pipermail/u-boot/>", "List-Post": "<mailto:u-boot@lists.denx.de>", "List-Help": "<mailto:u-boot-request@lists.denx.de?subject=help>", "List-Subscribe": "<https://lists.denx.de/listinfo/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=subscribe>", "Errors-To": "u-boot-bounces@lists.denx.de", "Sender": "\"U-Boot\" <u-boot-bounces@lists.denx.de>", "X-Virus-Scanned": "clamav-milter 0.103.8 at phobos.denx.de", "X-Virus-Status": "Clean" }, "content": "This patch series introduces bit-level granularity to NVMEM cells and\nadds complete reboot-mode support for Qualcomm platforms that store\nreboot reasons in PMIC registers.\n\nQualcomm SoCs rely on PMIC-backed reboot reason storage to implement\nfeatures like \"reboot bootloader\" for entering fastboot mode. However,\nthese PMIC registers often pack multiple fields into a single byte,\nrequiring fine-grained bit access that the current NVMEM subsystem does\nnot support.\n\nIn addition, PMIC generations differ in how reboot-related data is\nstored: older PMICs use PON (Power On) registers, while newer ones\nprovide SDAM regions. This series introduces a unified, NVMEM-based\napproach that works seamlessly across both architectures.\n\nThis version also integrates reboot-mode handling into Qualcomm board\ninitialization, enabling automatic fastboot entry when the reboot reason\nindicates bootloader mode.\n\nSigned-off-by: Aswin Murugan <aswin.murugan@oss.qualcomm.com>\n\n---\nChanges in v3:\n1. Simplified bit field handling to maximum u32 size (32 bits).\n2. Enforced strict size matching (size == cell->size) when nbits == 0.\n3. Enhanced test function for NVMEM read & write\n4. Updated NVMEM API documentation\n\nLink to V2:\nhttps://lore.kernel.org/all/20260213112717.1256823-1-aswin.murugan@oss.qualcomm.com/\n\nChanges in v2:\n1. Replaced custom reboot reason handling with the standard U-Boot\n reboot-mode subsystem, per review feedback.\n2. Added bit-field support to the NVMEM core using the new \"bits\"\n property.\n3. Introduced the Qualcomm SPMI SDAM driver for unified PMIC storage\n access.\n4. Updated the reboot-mode driver to support variable-sized NVMEM cells.\n5. Added device tree configuration for the QCS615 RIDE board.\n6. Enabled reboot-mode in qcom_defconfig.\n7. Integrated reboot-mode detection into Snapdragon board\n initialization:\n - Added qcom_handle_reboot_mode() in board_late_init() to enable\n automatic fastboot entry on \"reboot bootloader\".\n\nLink to v1:\nhttps://lore.kernel.org/all/20260108065533.1143179-1-aswin.murugan@oss.qualcomm.com/\n---\n\n\nAswin Murugan (7):\n misc: Add support for bit fields in NVMEM cells\n misc: qcom: Add Qualcomm SPMI SDAM NVMEM driver\n mach-snapdragon: Integrate reboot-mode handling\n dts: qcs615-ride-u-boot.dtsi: Add reboot-mode support\n qcom_defconfig: Enable reboot-mode support in qcom_defconfig\n test: dm: add comprehensive tests for NVMEM bit field operations\n misc: update API documentation for bit field support in NVMEM\n\n arch/arm/dts/qcs615-ride-u-boot.dtsi | 26 ++++\n arch/arm/mach-snapdragon/board.c | 56 ++++++--\n arch/sandbox/dts/test.dts | 12 ++\n configs/qcom_defconfig | 3 +\n drivers/misc/Kconfig | 8 ++\n drivers/misc/Makefile | 1 +\n drivers/misc/nvmem.c | 159 ++++++++++++++++++---\n drivers/misc/qcom-spmi-sdam.c | 200 +++++++++++++++++++++++++++\n include/nvmem.h | 28 +++-\n test/dm/reboot-mode.c | 137 ++++++++++++++++++\n 10 files changed, 595 insertions(+), 35 deletions(-)\n create mode 100644 drivers/misc/qcom-spmi-sdam.c" }