Cover Letter Detail
Show a cover letter.
GET /api/covers/2215536/?format=api
{ "id": 2215536, "url": "http://patchwork.ozlabs.org/api/covers/2215536/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/cover/20260324190755.1094879-1-mmaddireddy@nvidia.com/", "project": { "id": 28, "url": "http://patchwork.ozlabs.org/api/projects/28/?format=api", "name": "Linux PCI development", "link_name": "linux-pci", "list_id": "linux-pci.vger.kernel.org", "list_email": "linux-pci@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260324190755.1094879-1-mmaddireddy@nvidia.com>", "list_archive_url": null, "date": "2026-03-24T19:07:41", "name": "[v8,00/14] Fixes to pcie-tegra194 driver", "submitter": { "id": 72399, "url": "http://patchwork.ozlabs.org/api/people/72399/?format=api", "name": "Manikanta Maddireddy", "email": "mmaddireddy@nvidia.com" }, "mbox": "http://patchwork.ozlabs.org/project/linux-pci/cover/20260324190755.1094879-1-mmaddireddy@nvidia.com/mbox/", "series": [ { "id": 497331, "url": "http://patchwork.ozlabs.org/api/series/497331/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/list/?series=497331", "date": "2026-03-24T19:07:42", "name": "Fixes to pcie-tegra194 driver", "version": 8, "mbox": "http://patchwork.ozlabs.org/series/497331/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/covers/2215536/comments/", "headers": { "Return-Path": "\n <linux-pci+bounces-50949-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-pci@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=smT63fdr;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-pci+bounces-50949-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"smT63fdr\"", "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=52.101.56.68", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com", "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com" ], "Received": [ "from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fgKSJ4yR1z1xy1\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 25 Mar 2026 06:13:04 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id BFE63301C591\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 24 Mar 2026 19:08:47 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id C2774392822;\n\tTue, 24 Mar 2026 19:08:46 +0000 (UTC)", "from BN1PR04CU002.outbound.protection.outlook.com\n (mail-eastus2azon11010068.outbound.protection.outlook.com [52.101.56.68])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 6B5211AF4E9;\n\tTue, 24 Mar 2026 19:08:45 +0000 (UTC)", "from BN9PR03CA0768.namprd03.prod.outlook.com (2603:10b6:408:13a::23)\n by PH7PR12MB5997.namprd12.prod.outlook.com (2603:10b6:510:1d9::21) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9745.20; Tue, 24 Mar\n 2026 19:08:39 +0000", "from BN2PEPF000044A8.namprd04.prod.outlook.com\n (2603:10b6:408:13a:cafe::bc) by BN9PR03CA0768.outlook.office365.com\n (2603:10b6:408:13a::23) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9723.31 via Frontend Transport; Tue,\n 24 Mar 2026 19:08:14 +0000", "from mail.nvidia.com (216.228.117.160) by\n BN2PEPF000044A8.mail.protection.outlook.com (10.167.243.102) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9723.19 via Frontend Transport; Tue, 24 Mar 2026 19:08:38 +0000", "from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Tue, 24 Mar\n 2026 12:08:14 -0700", "from mmaddireddy-ubuntu.nvidia.com (10.126.230.35) by\n rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.20; Tue, 24 Mar 2026 12:08:08 -0700" ], "ARC-Seal": [ "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774379326; cv=fail;\n b=ID9rzgkXipZ97rHDGhRuRZyewmnZmbqzHqr22vvBilNqMV/QkIGZYjXOgVrrANSBx4JHcG+Ql8YMP8Vxg8tmekY48S4KhrbwuJS1CnflsRGys0l2INDPHi2O3+NXuBHmc2HyHvvrOUt+0eRzIbov+7gCdxhYD6HTYkG6ZWVZ5PE=", "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=HRvXZmluQCalZRtvkPJqHWxr4pxQRIvr+Nbkkk61aLaKelSl25alnHYXxinl5MElOg6yG4u5SmgHDHqqxVJSBDvoIYSCq8j//5Wy4U6yiPBtidL9megZqdIPRcWgSOjqY1qAkJ4nNnZVpdgEU7JjNtL5xB9MvkZXAJfp/jsKJPrnDZfWzU6oyRn0Gf0GEISU+y6nHQwQD0MU++nWcWJJVzQYEwVsdbTbfRK/JmMpry3B/iJmbRzHttxJPVnoMeLBfcp1IzBoSSTM2lk9yQ6lJhA7L6mGzo2/9K1wNGxw+IpHDCNaUthNFHgDGnPwAT7cSKLyoQkqvG2ictGJN1DtAg==" ], "ARC-Message-Signature": [ "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774379326; c=relaxed/simple;\n\tbh=y/UAhxdvvHoUM2S4NHmsYK/cDpVGVxeJDIWGIharU0c=;\n\th=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type;\n b=GyXKPdycaxQi2SOcVCZVCiRuqvW11l39yb6m7mHTncDV/AR3A3wuIb/2DcT17EsJ5sLlcttvGH3qMX14bfKJfZvg3v7+kQAQO4mCR/W1Kw5lZs2ZGlGrcWnbrYb/liOBRLYc90+AjvJrf+QGgmulT/n7U+FhlGbDXWlixNKGwC8=", "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=zeAVohJWyDz3YkNxQmhembpIBB4iZIpbWfoIF6M/Czw=;\n b=bIYFw5+3JaGKcY6XxO2NG1n4zwts/097/j3YYofRpHS7ZSFGiuAfDXRd7WMG8b/pk+uD8KFociqFFqFhVPTjANNyro07UWSt+RrDKMI5DMA/8gaIOF4fg1UHcTgTWl3bwsVsgxTeqd+RErYsfFIp2sV43EoDHJgmhtraXLkiXWwqarERE1mwo94HFU6JGXssbaQQGgsFs33z7guAbEcK1a08dJdEpo5yUf1v9AE+CkQghWSzJodnmfk6mp1pz1F/gDtJcU4q+m57p8zwSgUj7B25UKtUM/Zexx1NtdReIWoURbHccubXNXRzuhm0bg37sRj2IuTFnuzpoaVnv7D09w==" ], "ARC-Authentication-Results": [ "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=smT63fdr; arc=fail smtp.client-ip=52.101.56.68", "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.160) smtp.rcpttodomain=google.com smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=zeAVohJWyDz3YkNxQmhembpIBB4iZIpbWfoIF6M/Czw=;\n b=smT63fdr2LdT4+ls59g9MdDHNmxBQFDYl7EuZnEq/nObYljrc3VzdftEpPvOZzQLIzwylBZg7KG/XGhlzlncyWRUVumA2RlAmDzHXeKNpsDV30GYPbeigm9OqLJ3fUXBcE6AdVsqaG/p8asiPex69AFqI55PhMwxOjhJvKaK3LrWo56vGELMJC5jytevwizTOG/oYOrPEmIZsmyjfqdQNjW5Wxs9WvRk2sa4LYSPfRzQ3aopwjzEfdxxSWKbNiE8iOiqergahhAxyYeWuDXk/693iNNms9vFsWXxiICUre9JylnnX6/RCwAGJRiaw0QLWCUJqtmOgw5rO3PzymaFlw==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.160)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.160 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C", "From": "Manikanta Maddireddy <mmaddireddy@nvidia.com>", "To": "<bhelgaas@google.com>, <lpieralisi@kernel.org>, <kwilczynski@kernel.org>,\n\t<mani@kernel.org>, <robh@kernel.org>, <krzk+dt@kernel.org>,\n\t<conor+dt@kernel.org>, <thierry.reding@gmail.com>, <jonathanh@nvidia.com>,\n\t<kishon@kernel.org>, <arnd@arndb.de>, <gregkh@linuxfoundation.org>,\n\t<Frank.Li@nxp.com>, <den@valinux.co.jp>, <hongxing.zhu@nxp.com>,\n\t<jingoohan1@gmail.com>, <vidyas@nvidia.com>, <cassel@kernel.org>,\n\t<18255117159@163.com>", "CC": "<linux-pci@vger.kernel.org>, <linux-tegra@vger.kernel.org>,\n\t<linux-kernel@vger.kernel.org>, Manikanta Maddireddy <mmaddireddy@nvidia.com>", "Subject": "[PATCH v8 00/14] Fixes to pcie-tegra194 driver", "Date": "Wed, 25 Mar 2026 00:37:41 +0530", "Message-ID": "<20260324190755.1094879-1-mmaddireddy@nvidia.com>", "X-Mailer": "git-send-email 2.34.1", "Precedence": "bulk", "X-Mailing-List": "linux-pci@vger.kernel.org", "List-Id": "<linux-pci.vger.kernel.org>", "List-Subscribe": "<mailto:linux-pci+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-pci+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "X-NVConfidentiality": "public", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-ClientProxiedBy": "rnnvmail201.nvidia.com (10.129.68.8) To\n rnnvmail201.nvidia.com (10.129.68.8)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "BN2PEPF000044A8:EE_|PH7PR12MB5997:EE_", "X-MS-Office365-Filtering-Correlation-Id": "f0602c40-d557-4c90-00e6-08de89d8c1ae", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|1800799024|82310400026|36860700016|376014|7416014|13003099007|921020|18002099003|56012099003;", "X-Microsoft-Antispam-Message-Info": "\n\t6pYv0wbmx5YO1TxlniXM2fRZtwFFZPNmVUZ7JEzt7b3eNAFvCtpd8q8s3P13YEOTKrqolDs9g9REjXDss/5D2F3HUC9EGFUhC3z6FW3AGzCQ+SJ72v7+jTYwsqSdNyIbfnpKDPhIrgWcF5QaTWAfXxHGlnKxuvy9xQVmJ5xxmc/cCf5aBCP0rSR93imySBGSDH4w1OOsWxD3XGEM7O55uuImlmLUhBwYnCrgqugKNNDqOXby18Sx7iRlxxI0YASnBfjEd3ikfbU/raEm03tHFSrYnV1E49N29zl8WZmkTxVV37TlInQSpAq38XArADu7t/vAR34qwt9e9oTI8OnnWDvUXCcZKllecNhLubWNK6qPnkrmBeE2NKj+2luRyY8rK6zb1eWEyiIdc8XdmVLpAMDTq9bM0v2TQn6qqVOZjvq/5YWtCbD7jLea6zWitPcXSvkh1hyvFKqVolGT1XrvCsI2WJQtPQ2J+s5d2Z83Dhja7phlp7DGHhegCpw9wKmBPKG0u3ecWHfj/8b6D2HuSktSSF/lFdhP2xMczNoj9X6Tf/cuewTW6bGBGtBZSF2YHb4aHhEwFWqP3/RZ9k/Mx9rbfyZwP4I59Dsp1TZdhM7Y68uY0da263d0wb38DuAbD17FSnbcux6w6GUR4IwlYVYPNqg73vOtWGnoKp31hvxufsaAKLoTbPEc9ZOuvzd+PqLkn+OguYKrsFnvn0EGJZxQo/c+KDKRmjStIpNjRZNlHH4DZzLRtvnQML4CakkeTrcZ/nPCr4VSm7DXD6zkpIXxz/zleFyrkB1A5a57Sit5O5N9UE6zGPr9LNoT6nXJg5fYC6wsPbXSLx4WdeuOUA==", "X-Forefront-Antispam-Report": "\n\tCIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(1800799024)(82310400026)(36860700016)(376014)(7416014)(13003099007)(921020)(18002099003)(56012099003);DIR:OUT;SFP:1101;", "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1", "X-MS-Exchange-AntiSpam-MessageData-0": "\n\tt633YXyYIau7jC5nHnVriBGykCYjhDzIiHpcEzFyFkaf/pbrR03Sc77Ai5uEaCqZxXHZeyjH45bt0FqMnFcxwNrrsgwAUdHUPlIwBac+0fH4BW1ZC0ACKX6fz0D+0IgDZLGEmYYX+duGxio+WJUyQK5dCMCJROAoU1U87ncGb2hfff6KIVDhKeU/uwnCv33L9JYtRSmDyPzGSJSHK52YzlQ7sq2xGAnTc5N5i84/TjyXzB3Q2TpH5KlAgpI+snIGIhOb1ra2zwVdejknWxal4U8B2+f3o7EFvNJrPC9uDplhrPeue2/mzNCHqK59vuvm0Zq7WMNLVIXNKy0B3Ajo4CR7A8HaVR4cZNNjDFWSjQhEh+yq4dFuruxlyS1dZDqBsr2+DaxCyJHqP2gndq8rTjU43RTYEoyBJPnk3Zi1PFIYSAapDo0O2hH9TDkTXaIA", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "24 Mar 2026 19:08:38.6528\n (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n f0602c40-d557-4c90-00e6-08de89d8c1ae", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n\tBN2PEPF000044A8.namprd04.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "PH7PR12MB5997" }, "content": "This series[1] was originally posted by Vidya Sagar, and I have rebased\nit onto 6.19.0-rc6-next. I addressed review comments and split this into\ntwo series, one for fixes(current) and the other is for enhancements.\nI verified these patches on Jetson AGX Orin(Tegra234 SoC).\n\nI added below four new patches to fix bugs, commit message of each\npatch has the details on the bug and fix.\n - PCI: tegra194: Use HW version number\n - PCI: tegra194: Fix CBB timeout caused by DBI access before core power-on\n - PCI: tegra194: Disable PERST IRQ only in Endpoint mode\n\nI added fixes tag for below patch and moved this to this series from enhancements series\n - PCI: tegra194: Disable L1.2 capability of Tegra234 EP\n\nRest of the patches are same as the original V3 series, rebased them on\n6.19.0-rc6-next and addressed minor review comments.\n\nI reordered the patches with regard to fixes tag.\n\nVerification details.\n - I verified both Root Port and Endpoint mode controllers on Tegra234 SoC.\n - Basic sanity Link up, configuration space access and BAR access are verified.\n - I verified that ASPM L1.2 capability is disabled for Endpoint mode.\n - I verified suspend to RAM tests with Endpoint mode.\n\n[1] https://patchwork.kernel.org/project/linux-pci/patch/20221013183854.21087-1-vidyas@nvidia.com/\n\nManikanta Maddireddy (6):\n PCI: tegra194: Increase LTSSM poll time on surprise down\n PCI: tegra194: Disable LTSSM after transition to detect on surprise\n down\n PCI: tegra194: Disable PERST IRQ only in Endpoint mode\n PCI: tegra194: Use DWC IP core version\n PCI: dwc: Apply ECRC workaround to DesignWare 5.00a as well\n PCI: tegra194: Fix CBB timeout caused by DBI access before core\n power-on\n\nVidya Sagar (8):\n PCI: tegra194: Fix polling delay for L2 state\n PCI: tegra194: Don't force the device into the D0 state before L2\n PCI: tegra194: Use devm_gpiod_get_optional() to parse\n \"nvidia,refclk-select\"\n PCI: tegra194: Disable direct speed change for Endpoint\n PCI: tegra194: Set LTR message request before PCIe link up\n PCI: tegra194: Allow system suspend when the Endpoint link is not up\n PCI: tegra194: Free up EP resources during remove()\n PCI: tegra194: Disable L1.2 capability of Tegra234 EP\n\n drivers/pci/controller/dwc/pcie-designware.c | 4 +-\n drivers/pci/controller/dwc/pcie-designware.h | 2 +\n drivers/pci/controller/dwc/pcie-tegra194.c | 199 ++++++++++---------\n 3 files changed, 109 insertions(+), 96 deletions(-)" }