Show a cover letter.

GET /api/covers/2196785/?format=api
HTTP 200 OK
Allow: GET, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2196785,
    "url": "http://patchwork.ozlabs.org/api/covers/2196785/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/linux-pci/cover/20260216105547.13457-1-devendra.verma@amd.com/",
    "project": {
        "id": 28,
        "url": "http://patchwork.ozlabs.org/api/projects/28/?format=api",
        "name": "Linux PCI development",
        "link_name": "linux-pci",
        "list_id": "linux-pci.vger.kernel.org",
        "list_email": "linux-pci@vger.kernel.org",
        "web_url": null,
        "scm_url": null,
        "webscm_url": null,
        "list_archive_url": "",
        "list_archive_url_format": "",
        "commit_url_format": ""
    },
    "msgid": "<20260216105547.13457-1-devendra.verma@amd.com>",
    "list_archive_url": null,
    "date": "2026-02-16T10:55:44",
    "name": "[RESEND,v10,0/2] Add AMD MDB Endpoint and non-LL mode Support",
    "submitter": {
        "id": 91622,
        "url": "http://patchwork.ozlabs.org/api/people/91622/?format=api",
        "name": "Devendra K Verma",
        "email": "devendra.verma@amd.com"
    },
    "mbox": "http://patchwork.ozlabs.org/project/linux-pci/cover/20260216105547.13457-1-devendra.verma@amd.com/mbox/",
    "series": [
        {
            "id": 492293,
            "url": "http://patchwork.ozlabs.org/api/series/492293/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/linux-pci/list/?series=492293",
            "date": "2026-02-16T10:55:44",
            "name": "Add AMD MDB Endpoint and non-LL mode Support",
            "version": 10,
            "mbox": "http://patchwork.ozlabs.org/series/492293/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/covers/2196785/comments/",
    "headers": {
        "Return-Path": "\n <linux-pci+bounces-47338-incoming=patchwork.ozlabs.org@vger.kernel.org>",
        "X-Original-To": [
            "incoming@patchwork.ozlabs.org",
            "linux-pci@vger.kernel.org"
        ],
        "Delivered-To": "patchwork-incoming@legolas.ozlabs.org",
        "Authentication-Results": [
            "legolas.ozlabs.org;\n\tdkim=pass (1024-bit key;\n unprotected) header.d=amd.com header.i=@amd.com header.a=rsa-sha256\n header.s=selector1 header.b=MVpaiDOh;\n\tdkim-atps=neutral",
            "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c15:e001:75::12fc:5321; helo=sin.lore.kernel.org;\n envelope-from=linux-pci+bounces-47338-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)",
            "smtp.subspace.kernel.org;\n\tdkim=pass (1024-bit key) header.d=amd.com header.i=@amd.com\n header.b=\"MVpaiDOh\"",
            "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=52.101.46.1",
            "smtp.subspace.kernel.org;\n dmarc=pass (p=quarantine dis=none) header.from=amd.com",
            "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=amd.com"
        ],
        "Received": [
            "from sin.lore.kernel.org (sin.lore.kernel.org\n [IPv6:2600:3c15:e001:75::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fF07N0mB0z1xwF\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 16 Feb 2026 21:56:00 +1100 (AEDT)",
            "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sin.lore.kernel.org (Postfix) with ESMTP id 39668300119E\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 16 Feb 2026 10:55:58 +0000 (UTC)",
            "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id CBF8E2DB7A9;\n\tMon, 16 Feb 2026 10:55:56 +0000 (UTC)",
            "from CO1PR03CU002.outbound.protection.outlook.com\n (mail-westus2azon11010001.outbound.protection.outlook.com [52.101.46.1])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 81AA8284B25;\n\tMon, 16 Feb 2026 10:55:55 +0000 (UTC)",
            "from BYAPR06CA0014.namprd06.prod.outlook.com (2603:10b6:a03:d4::27)\n by SA1PR12MB8699.namprd12.prod.outlook.com (2603:10b6:806:389::15) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9611.16; Mon, 16 Feb\n 2026 10:55:51 +0000",
            "from CO1PEPF000044F9.namprd21.prod.outlook.com\n (2603:10b6:a03:d4:cafe::ec) by BYAPR06CA0014.outlook.office365.com\n (2603:10b6:a03:d4::27) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9611.16 via Frontend Transport; Mon,\n 16 Feb 2026 10:55:53 +0000",
            "from satlexmb08.amd.com (165.204.84.17) by\n CO1PEPF000044F9.mail.protection.outlook.com (10.167.241.199) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9654.0 via Frontend Transport; Mon, 16 Feb 2026 10:55:50 +0000",
            "from SATLEXMB04.amd.com (10.181.40.145) by satlexmb08.amd.com\n (10.181.42.217) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.2.2562.17; Mon, 16 Feb\n 2026 04:55:50 -0600",
            "from satlexmb08.amd.com (10.181.42.217) by SATLEXMB04.amd.com\n (10.181.40.145) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Mon, 16 Feb\n 2026 04:55:49 -0600",
            "from xhdapps-pcie2.xilinx.com (10.180.168.240) by satlexmb08.amd.com\n (10.181.42.217) with Microsoft SMTP Server id 15.2.2562.17 via Frontend\n Transport; Mon, 16 Feb 2026 04:55:47 -0600"
        ],
        "ARC-Seal": [
            "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1771239356; cv=fail;\n b=SX0+JReVFpewGbe8m9qZvLXBSsUjfN6iJOHSpW7gVmnGuuuVS5fs5SbngaUlIDu1Z9IAA7ejCb1P1tA4D03O8f+TvwLmswP/kYXrcIhvpXiU2G3m/TSHBSA8VMm6ivyAAxqiN7lwX8ShFpBU64Z7Bc6sN62NWE27cZhaB9QRhUw=",
            "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=pt8ylNK7HES0f4IUj3JLIPojKeJiF9IT8DsWpjLlzBPjcmZQVDHn2qO7eZaW1rtpHAmfMNGbue0JVgnRrBX4zztjo1gkkPeMjct+keafHGNJkm/Sj9L++jaLF3fBynJdd2cwIeAZ0mXE+b7d4yWiHbNz7Wdy6lVbvLCrvfmCNgoEWJzu2hyQAwnDXLT4H+m6etOVgz9BIBIha1J3jMsp+kMSea/NAE6nHzvfqalyX65kXHrHF2w5E8obBl6OKXYqi5VOg9SYzbjOeAL+ePGfOT7WzPsveQGX7ucheIfY3uVDOvlrA2ghnYYATUKHYTURx5J/jX6KUOG+bPPEKe+jxg=="
        ],
        "ARC-Message-Signature": [
            "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1771239356; c=relaxed/simple;\n\tbh=Z7Uicl9V30UGzEqdRsf758amgl1VB2li6MAWs8IUjfo=;\n\th=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type;\n b=CCiaHmp68bQZbJS0XqjbLmXzeTjS01SYz86y8NRlfNEgf4FivKPeyflDb0fyDQ0HAlxOAyS6SRdRmwYGFygumhUG2un7hoiShWCGeiprpTm2RnfRT3oifZHO5DMTfCZ+a9qoG7OMT5dTudf+i9zNTpVClrO6UOC74m7fx+3zeIs=",
            "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=2h7hhDHPEmy+A9N1DoRQUHnH9U1oD1eXKY8/AAMjJ3s=;\n b=iVuqIK09Pb0A7z3DLfrlg019QNcIMng3R/rdvgoWDybDMBAsX0s+/QP3yaDPx8vQcfFYEDsdROIyostgrhccbALnBmsM7C293stamR6iS7tKCpW+0Ey556uUXhTAMSQxPQuHyIRWGAunxWwYWPfQB5Uho1q8Q9MTmhAO1UyS/qcc26Ka/u2SjRNwDMmI6dSMDnyU7dIuhEapcez6UA+huKKRrBiMgqXBzEtgw3asOETjU+MIL6wcZzNXBqYWm5A8+CNAMuXhshFr37kFiLWsDSMzod2PLB1zXkixfJtGawaXpbbOzrMsgD+ZIy2wCcASDbcNU7sCEvEbiTmgLe60Hw=="
        ],
        "ARC-Authentication-Results": [
            "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=quarantine dis=none) header.from=amd.com;\n spf=fail smtp.mailfrom=amd.com;\n dkim=pass (1024-bit key) header.d=amd.com header.i=@amd.com\n header.b=MVpaiDOh; arc=fail smtp.client-ip=52.101.46.1",
            "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 165.204.84.17) smtp.rcpttodomain=google.com smtp.mailfrom=amd.com; dmarc=pass\n (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com;\n dkim=none (message not signed); arc=none (0)"
        ],
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=2h7hhDHPEmy+A9N1DoRQUHnH9U1oD1eXKY8/AAMjJ3s=;\n b=MVpaiDOhPb/XqqPCI+JEUfXwDYWBZ2EG4TMHRNtv0+QftjL0cbRgCnCNcrXRrG0/RYHjHKNG8srv8Y8joTuNSgD3OlkOdbc7HfHJh0Q20Xsps2ctSjrBOAoAkfhH0rujQXnGFRzljSYZs3OVkdTJli+owgWxCknXxqQH51XPdP8=",
        "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 165.204.84.17)\n smtp.mailfrom=amd.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=amd.com;",
        "Received-SPF": [
            "Pass (protection.outlook.com: domain of amd.com designates\n 165.204.84.17 as permitted sender) receiver=protection.outlook.com;\n client-ip=165.204.84.17; helo=satlexmb08.amd.com; pr=C",
            "None (SATLEXMB04.amd.com: devendra.verma@amd.com does not\n designate permitted sender hosts)"
        ],
        "From": "Devendra K Verma <devendra.verma@amd.com>",
        "To": "<bhelgaas@google.com>, <mani@kernel.org>, <vkoul@kernel.org>",
        "CC": "<dmaengine@vger.kernel.org>, <linux-pci@vger.kernel.org>,\n\t<linux-kernel@vger.kernel.org>, <michal.simek@amd.com>,\n\t<Devendra.Verma@amd.com>",
        "Subject": "[PATCH RESEND v10 0/2] Add AMD MDB Endpoint and non-LL mode Support",
        "Date": "Mon, 16 Feb 2026 16:25:44 +0530",
        "Message-ID": "<20260216105547.13457-1-devendra.verma@amd.com>",
        "X-Mailer": "git-send-email 2.43.0",
        "Precedence": "bulk",
        "X-Mailing-List": "linux-pci@vger.kernel.org",
        "List-Id": "<linux-pci.vger.kernel.org>",
        "List-Subscribe": "<mailto:linux-pci+subscribe@vger.kernel.org>",
        "List-Unsubscribe": "<mailto:linux-pci+unsubscribe@vger.kernel.org>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "Content-Type": "text/plain",
        "X-EOPAttributedMessage": "0",
        "X-MS-PublicTrafficType": "Email",
        "X-MS-TrafficTypeDiagnostic": "CO1PEPF000044F9:EE_|SA1PR12MB8699:EE_",
        "X-MS-Office365-Filtering-Correlation-Id": "65375e49-28e2-48e8-00a7-08de6d49f303",
        "X-MS-Exchange-SenderADCheck": "1",
        "X-MS-Exchange-AntiSpam-Relay": "0",
        "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|82310400026|1800799024|376014|36860700013;",
        "X-Microsoft-Antispam-Message-Info": "\n qprOskxswMcLIZDlyFlp3Yf+gM+BeCp1z5/VTl4Y8fdMZv5QIcul7i/KMKioHzTK/IMsKyQHIsBfmQJehNb8x2BCmT/bwAge6kOc+Drnfz+9Iy6fuHIGscBgMXCnjnM7Vbq9xCAEEwuWiGxLvyiniFYzbTJCrixEGFyWjtzjNAiFFue7VGHQSMtVxh7yR1/d545D2Usbx+RDF4HekmyVI94TFRnINT1Ke5hP+mdl9dBRHbtnEnll45CUrthu+NLsMz0tC9yBlbgyyzp6xPktfoSF0sHBmWgYn4ojLDYdJXs3hzra34JxDfa9lA/7ebWPe+pcYJwfDyeV7DNAHDx8BRazalapUN9IAETjJ2fwLKAq/l3qNtx01Ln585Rn7Sc65VVatwMN1H166+5RGa3u5ul/OMA4N66qp/Fpjr4ce/Fz1qNB3+f+FfGTo6aGwp5nWhNfz8mIeF64fQbo2PgECDkOdBVH2/L09dzDvUEU558zq3FIMB0a4ZbJC9UT527OE6mLpHQqctd/1+LojwOurIylFx/p/tskrC+lg4QA9crHBRPPqdRxPW6nx5lo02q7H56MW0XI76oN2+0OBz7oe1+bbTXIAp8xHHS61aceM8sKea4L1n+rfUZN6MNThUb535WCrbqGcV3ghLgWYGl0eSwdUrGCuyvNNQcHqrmEj7JXDeGxNuUVA5+fHgbZpCbrvp+eywjRaRBwn+drO2iQkulsDwcS7G53nYfpK5OCTF46uMSrriekh6B+IWacTuieVys6vcRVXEdVn8+VumMqUtWsEa6h1Dc6x6iOJ3zdV0jx23xNeGSqPCLDHiBdXruKzcWS8CG7hPMpagTs6/6KZUsZrl4hOiPtd9yK9hJMAE4F4sv/N4FndYfN7ZWZ/vCHQoi4dN3xS2WfMWG2nM1fhNMjFraHyyhO2PlNS7ApUlOp3Pn1MNza1n6JAMrN47r5qxdHl8NZPYMXIuQyl3yDfJgk3e3dUT/jx7JcDze1HudhUW3QsjQJ4yo3D7NcPImfB4HmeCwJYsR3Pkmkkix7WK7X10v7SYIc8D9PG/UBEDaNCOGjyE3qaDYZYhCvS3e5FvOK0dInQMwrfRSh5GcelcBPzd5rp85ra/0b5iPk8uSos8DVFeidonBB6lF2sYwsTGcVjX5tTaNJHQYOhfeyVon5jsgue6YItvpZggonY/VGdwZkl6q7+qxi98vXK6Dm8bsKhtcQEaVNkHTWu3PB9suhx55UCPsA4T789FdAU57rZyLOYJ3qIVj/6qxFYfyAoklTYkEalvE6yOKEgcu3EEthFzc9cZLSk3x21Pxu5lGonw03KicaIRVlmUftOkHft9U8jtd1JqbiJRmaHqq6HvTDzaYw8aPbiHVF+tsSXr+xrrOnkVXBsrslrmP0OcJrVryPVWRfUnYetyawD1rXZIJXayU/O2B145XnN4dzGSyhLqcyR0BH5ER0YuzByAv46atFQDND4myVui1NClTWdOCC3mKXaK6UuemDlahqwKwgVJfOf5u4m0644zqjU/3S1qV230O2MK1nJbE84Rm700pajqiXZ2YoE7N52Sfkbh6DQFPY3nX0i9WqMCjqlti6XQN06zlz/THYSbQ6lL0T/5yxckOM9HHsg9sH+vyktJg0uMtyy5QIArGkxNuD/N3PuE9yQHTmyvS2u2Xm+UzA3g==",
        "X-Forefront-Antispam-Report": "\n\tCIP:165.204.84.17;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:satlexmb08.amd.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(82310400026)(1800799024)(376014)(36860700013);DIR:OUT;SFP:1101;",
        "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1",
        "X-MS-Exchange-AntiSpam-MessageData-0": "\n\t0uF9ZIdFaO8NPCaIsK8oTO3tVYjSy5Qy/vCIbJRaLll3nfU99A3NXsDkX5966YntyTsDI3QP4pomSi/bkVHlJS4wradBYwpsm/+rj7vCUyxVafLX1uTH/WNVrHWoqwej/wTQYlMKX/og5OjJ0YRNoUpICZoCPs0h00w/TyzjV++tQCxdYWxf9OFfWMh+HTl19dEEAhKuaBInUTuM3puOakZFzOGlEiH4JiZ77jrwMjpL1ng+pQu7J/lder6I2ezO4wjaDioKtjPaIC8X6627rW0O2D7h6ZRmKqxOgNE0DuLhDy7WIjQCOPCmwMXGbts83OrvqZTJSrjiA0I/no7UhVhhKDKZKbJ9iQJXw2EFETIqQQaX5lHq12PZx764zgh31dMXe/dYBzubt6LDsh8Gw6Tfgk7NXF/00C4LAZE/lSkF/AmCgYRz3iKbzIVrIdpv",
        "X-OriginatorOrg": "amd.com",
        "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "16 Feb 2026 10:55:50.8957\n (UTC)",
        "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 65375e49-28e2-48e8-00a7-08de6d49f303",
        "X-MS-Exchange-CrossTenant-Id": "3dd8961f-e488-4e60-8e11-a82d994e183d",
        "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d;Ip=[165.204.84.17];Helo=[satlexmb08.amd.com]",
        "X-MS-Exchange-CrossTenant-AuthSource": "\n\tCO1PEPF000044F9.namprd21.prod.outlook.com",
        "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous",
        "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem",
        "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "SA1PR12MB8699"
    },
    "content": "This series of patch support the following:\n\n - AMD MDB Endpoint Support, as part of this patch following are\n   added:\n   o AMD supported device ID and vendor ID (Xilinx)\n   o AMD MDB specific driver data\n   o AMD specific VSEC capabilities to retrieve the base of\n     phys address of MDB side DDR\n   o Logic to assign the offsets to LL and data blocks if\n     more number of channels are enabled than configured\n     in the given pci_data struct.\n\n - Addition of non-LL mode\n   o The IP supported non-LL mode functions\n   o Flexibility to choose non-LL mode via dma_slave_config\n     param peripheral_config, by the client for all the vendors\n     using HDMA IP.\n   o Allow IP utilization if LL mode is not available\n\nDevendra K Verma (2):\n  dmaengine: dw-edma: Add AMD MDB Endpoint Support\n  dmaengine: dw-edma: Add non-LL mode\n\n drivers/dma/dw-edma/dw-edma-core.c    |  35 +++-\n drivers/dma/dw-edma/dw-edma-core.h    |   1 +\n drivers/dma/dw-edma/dw-edma-pcie.c    | 220 +++++++++++++++++++++++---\n drivers/dma/dw-edma/dw-hdma-v0-core.c |  65 +++++++-\n drivers/dma/dw-edma/dw-hdma-v0-regs.h |   1 +\n include/linux/dma/edma.h              |   1 +\n 6 files changed, 301 insertions(+), 22 deletions(-)"
}