Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.2/patches/831240/?format=api
{ "id": 831240, "url": "http://patchwork.ozlabs.org/api/1.2/patches/831240/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-imx/patch/1509101470-7881-19-git-send-email-Dave.Martin@arm.com/", "project": { "id": 19, "url": "http://patchwork.ozlabs.org/api/1.2/projects/19/?format=api", "name": "Linux IMX development", "link_name": "linux-imx", "list_id": "linux-imx-kernel.lists.patchwork.ozlabs.org", "list_email": "linux-imx-kernel@lists.patchwork.ozlabs.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<1509101470-7881-19-git-send-email-Dave.Martin@arm.com>", "list_archive_url": null, "date": "2017-10-27T10:51:00", "name": "[v4,18/28] arm64/sve: Preserve SVE registers around EFI runtime service calls", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "7961938a815db0857112c0dfd1840fab33630076", "submitter": { "id": 26612, "url": "http://patchwork.ozlabs.org/api/1.2/people/26612/?format=api", "name": "Dave Martin", "email": "Dave.Martin@arm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-imx/patch/1509101470-7881-19-git-send-email-Dave.Martin@arm.com/mbox/", "series": [ { "id": 10556, "url": "http://patchwork.ozlabs.org/api/1.2/series/10556/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-imx/list/?series=10556", "date": "2017-10-27T10:50:43", "name": "ARM Scalable Vector Extension (SVE)", "version": 4, "mbox": "http://patchwork.ozlabs.org/series/10556/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/831240/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/831240/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<linux-arm-kernel-bounces+incoming-imx=patchwork.ozlabs.org@lists.infradead.org>", "X-Original-To": "incoming-imx@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming-imx@bilbo.ozlabs.org", "Authentication-Results": [ "ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=lists.infradead.org\n\t(client-ip=65.50.211.133; helo=bombadil.infradead.org;\n\tenvelope-from=linux-arm-kernel-bounces+incoming-imx=patchwork.ozlabs.org@lists.infradead.org;\n\treceiver=<UNKNOWN>)", "ozlabs.org; dkim=pass (2048-bit key;\n\tunprotected) header.d=lists.infradead.org\n\theader.i=@lists.infradead.org\n\theader.b=\"NpKtIFL2\"; dkim-atps=neutral" ], "Received": [ "from bombadil.infradead.org (bombadil.infradead.org\n\t[65.50.211.133])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256\n\tbits)) (No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3yNgnN3dXPz9rxj\n\tfor <incoming-imx@patchwork.ozlabs.org>;\n\tFri, 27 Oct 2017 21:57:28 +1100 (AEDT)", "from localhost ([127.0.0.1] helo=bombadil.infradead.org)\n\tby bombadil.infradead.org with esmtp (Exim 4.87 #1 (Red Hat Linux))\n\tid 1e82KJ-0000cX-0p; Fri, 27 Oct 2017 10:57:23 +0000", "from foss.arm.com ([217.140.101.70])\n\tby bombadil.infradead.org with esmtp (Exim 4.87 #1 (Red Hat Linux))\n\tid 1e82FU-0004Ag-QB for linux-arm-kernel@lists.infradead.org;\n\tFri, 27 Oct 2017 10:52:43 +0000", "from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249])\n\tby usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id C380A199B;\n\tFri, 27 Oct 2017 03:51:54 -0700 (PDT)", "from e103592.cambridge.arm.com (usa-sjc-imap-foss1.foss.arm.com\n\t[10.72.51.249])\n\tby usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id\n\t14DA33F24A; Fri, 27 Oct 2017 03:51:52 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed;\n\td=lists.infradead.org; s=bombadil.20170209; h=Sender:\n\tContent-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post:\n\tList-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:\n\tMessage-Id:Date:Subject:To:From:Reply-To:Content-ID:Content-Description:\n\tResent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:\n\tList-Owner; bh=DV7Ao/5qIbm7TWfCB9SaxpQyLItnHddb4nkDLPtfqlM=;\n\tb=NpKtIFL2+lsGkO\n\tdZK+hpFn06NaO4KidS2EEJSFaVNSBao3IZ/RVrMM9BMNJRNHsUgwk8ewnZx8Et0Skl2lh0hrEDHbf\n\tOQP8Y+zVtM7AEN2b038RNAMoAoGmD3lsXjUTLBVgUpS0DnRAEFT7/30ycPmWbWouWUmbXdqExq3S6\n\tUDUC4MRpJfvGS7pEHmx46kC5FDvC3H4udYtbzEnEmCukR4gFX7mEN0Ko/5NPP7IP96vSjpDsnTzFl\n\tAtH11ulxKp/GCH+cEwrjVeMje5bkCIaZj1TgUUjtl1c8SrGVKJPj5pvkDQgTxb93DmZ4j0/IFnNks\n\tJ48FK53QG3izBmKAXYNQ==;", "From": "Dave Martin <Dave.Martin@arm.com>", "To": "linux-arm-kernel@lists.infradead.org", "Subject": "[PATCH v4 18/28] arm64/sve: Preserve SVE registers around EFI\n\truntime service calls", "Date": "Fri, 27 Oct 2017 11:51:00 +0100", "Message-Id": "<1509101470-7881-19-git-send-email-Dave.Martin@arm.com>", "X-Mailer": "git-send-email 2.1.4", "In-Reply-To": "<1509101470-7881-1-git-send-email-Dave.Martin@arm.com>", "References": "<1509101470-7881-1-git-send-email-Dave.Martin@arm.com>", "MIME-Version": "1.0", "X-CRM114-Version": "20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 ", "X-CRM114-CacheID": "sfid-20171027_035225_789319_6ACF788C ", "X-CRM114-Status": "GOOD ( 12.80 )", "X-Spam-Score": "-6.9 (------)", "X-Spam-Report": "SpamAssassin version 3.4.1 on bombadil.infradead.org summary:\n\tContent analysis details: (-6.9 points)\n\tpts rule name description\n\t---- ----------------------\n\t--------------------------------------------------\n\t-5.0 RCVD_IN_DNSWL_HI RBL: Sender listed at http://www.dnswl.org/,\n\thigh trust [217.140.101.70 listed in list.dnswl.org]\n\t-0.0 SPF_PASS SPF: sender matches SPF record\n\t-0.0 RP_MATCHES_RCVD Envelope sender domain matches handover relay\n\tdomain\n\t-1.9 BAYES_00 BODY: Bayes spam probability is 0 to 1%\n\t[score: 0.0000]", "X-BeenThere": "linux-arm-kernel@lists.infradead.org", "X-Mailman-Version": "2.1.21", "Precedence": "list", "List-Unsubscribe": "<http://lists.infradead.org/mailman/options/linux-arm-kernel>,\n\t<mailto:linux-arm-kernel-request@lists.infradead.org?subject=unsubscribe>", "List-Archive": "<http://lists.infradead.org/pipermail/linux-arm-kernel/>", "List-Post": "<mailto:linux-arm-kernel@lists.infradead.org>", "List-Help": "<mailto:linux-arm-kernel-request@lists.infradead.org?subject=help>", "List-Subscribe": "<http://lists.infradead.org/mailman/listinfo/linux-arm-kernel>,\n\t<mailto:linux-arm-kernel-request@lists.infradead.org?subject=subscribe>", "Cc": "linux-arch@vger.kernel.org, Okamoto Takayuki <tokamoto@jp.fujitsu.com>,\n\tlibc-alpha@sourceware.org, Ard Biesheuvel <ard.biesheuvel@linaro.org>, \n\tSzabolcs Nagy <szabolcs.nagy@arm.com>, \n\tCatalin Marinas <catalin.marinas@arm.com>,\n\tWill Deacon <will.deacon@arm.com>, =?utf-8?q?Alex_Benn=C3=A9e?=\n\t<alex.bennee@linaro.org>, kvmarm@lists.cs.columbia.edu", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "base64", "Sender": "\"linux-arm-kernel\" <linux-arm-kernel-bounces@lists.infradead.org>", "Errors-To": "linux-arm-kernel-bounces+incoming-imx=patchwork.ozlabs.org@lists.infradead.org", "List-Id": "linux-imx-kernel.lists.patchwork.ozlabs.org" }, "content": "The EFI runtime services ABI allows EFI to make free use of the\nFPSIMD registers during EFI runtime service calls, subject to the\ncallee-save requirements of the AArch64 procedure call standard.\n\nHowever, the SVE architecture allows upper bits of the SVE vector\nregisters to be zeroed as a side-effect of FPSIMD V-register\nwrites. This means that the SVE vector registers must be saved in\ntheir entirety in order to avoid data loss: non-SVE-aware EFI\nimplementations cannot restore them correctly.\n\nThe non-IRQ case is already handled gracefully by\nkernel_neon_begin(). For the IRQ case, this patch allocates a\nsuitable per-CPU stash buffer for the full SVE register state and\nuses it to preserve the affected registers around EFI calls. It is\ncurrently unclear how the EFI runtime services ABI will be\nclarified with respect to SVE, so it safest to assume that the\npredicate registers and FFR must be saved and restored too.\n\nNo attempt is made to restore the restore the vector length after\na call, for now. It is deemed rather insane for EFI to change it,\nand contemporary EFI implementations certainly won't.\n\nSigned-off-by: Dave Martin <Dave.Martin@arm.com>\nReviewed-by: Alex Bennée <alex.bennee@linaro.org>\nReviewed-by: Catalin Marinas <catalin.marinas@arm.com>\nCc: Ard Biesheuvel <ard.biesheuvel@linaro.org>\n---\n arch/arm64/kernel/fpsimd.c | 67 +++++++++++++++++++++++++++++++++++++++++-----\n 1 file changed, 61 insertions(+), 6 deletions(-)", "diff": "diff --git a/arch/arm64/kernel/fpsimd.c b/arch/arm64/kernel/fpsimd.c\nindex d5108e8..edc27d2 100644\n--- a/arch/arm64/kernel/fpsimd.c\n+++ b/arch/arm64/kernel/fpsimd.c\n@@ -121,11 +121,13 @@ static int sve_default_vl = -1;\n int __ro_after_init sve_max_vl = -1;\n /* Set of available vector lengths, as vq_to_bit(vq): */\n static __ro_after_init DECLARE_BITMAP(sve_vq_map, SVE_VQ_MAX);\n+static void __percpu *efi_sve_state;\n \n #else /* ! CONFIG_ARM64_SVE */\n \n /* Dummy declaration for code that will be optimised out: */\n extern __ro_after_init DECLARE_BITMAP(sve_vq_map, SVE_VQ_MAX);\n+extern void __percpu *efi_sve_state;\n \n #endif /* ! CONFIG_ARM64_SVE */\n \n@@ -550,6 +552,30 @@ int sve_verify_vq_map(void)\n \treturn ret;\n }\n \n+static void __init sve_efi_setup(void)\n+{\n+\tif (!IS_ENABLED(CONFIG_EFI))\n+\t\treturn;\n+\n+\t/*\n+\t * alloc_percpu() warns and prints a backtrace if this goes wrong.\n+\t * This is evidence of a crippled system and we are returning void,\n+\t * so no attempt is made to handle this situation here.\n+\t */\n+\tif (!sve_vl_valid(sve_max_vl))\n+\t\tgoto fail;\n+\n+\tefi_sve_state = __alloc_percpu(\n+\t\tSVE_SIG_REGS_SIZE(sve_vq_from_vl(sve_max_vl)), SVE_VQ_BYTES);\n+\tif (!efi_sve_state)\n+\t\tgoto fail;\n+\n+\treturn;\n+\n+fail:\n+\tpanic(\"Cannot allocate percpu memory for EFI SVE save/restore\");\n+}\n+\n /*\n * Enable SVE for EL1.\n * Intended for use by the cpufeatures code during CPU boot.\n@@ -597,6 +623,8 @@ void __init sve_setup(void)\n \t\tsve_max_vl);\n \tpr_info(\"SVE: default vector length %u bytes per vector\\n\",\n \t\tsve_default_vl);\n+\n+\tsve_efi_setup();\n }\n \n /*\n@@ -925,6 +953,7 @@ EXPORT_SYMBOL(kernel_neon_end);\n \n static DEFINE_PER_CPU(struct fpsimd_state, efi_fpsimd_state);\n static DEFINE_PER_CPU(bool, efi_fpsimd_state_used);\n+static DEFINE_PER_CPU(bool, efi_sve_state_used);\n \n /*\n * EFI runtime services support functions\n@@ -950,10 +979,24 @@ void __efi_fpsimd_begin(void)\n \n \tWARN_ON(preemptible());\n \n-\tif (may_use_simd())\n+\tif (may_use_simd()) {\n \t\tkernel_neon_begin();\n-\telse {\n-\t\tfpsimd_save_state(this_cpu_ptr(&efi_fpsimd_state));\n+\t} else {\n+\t\t/*\n+\t\t * If !efi_sve_state, SVE can't be in use yet and doesn't need\n+\t\t * preserving:\n+\t\t */\n+\t\tif (system_supports_sve() && likely(efi_sve_state)) {\n+\t\t\tchar *sve_state = this_cpu_ptr(efi_sve_state);\n+\n+\t\t\t__this_cpu_write(efi_sve_state_used, true);\n+\n+\t\t\tsve_save_state(sve_state + sve_ffr_offset(sve_max_vl),\n+\t\t\t\t &this_cpu_ptr(&efi_fpsimd_state)->fpsr);\n+\t\t} else {\n+\t\t\tfpsimd_save_state(this_cpu_ptr(&efi_fpsimd_state));\n+\t\t}\n+\n \t\t__this_cpu_write(efi_fpsimd_state_used, true);\n \t}\n }\n@@ -966,10 +1009,22 @@ void __efi_fpsimd_end(void)\n \tif (!system_supports_fpsimd())\n \t\treturn;\n \n-\tif (__this_cpu_xchg(efi_fpsimd_state_used, false))\n-\t\tfpsimd_load_state(this_cpu_ptr(&efi_fpsimd_state));\n-\telse\n+\tif (!__this_cpu_xchg(efi_fpsimd_state_used, false)) {\n \t\tkernel_neon_end();\n+\t} else {\n+\t\tif (system_supports_sve() &&\n+\t\t likely(__this_cpu_read(efi_sve_state_used))) {\n+\t\t\tchar const *sve_state = this_cpu_ptr(efi_sve_state);\n+\n+\t\t\tsve_load_state(sve_state + sve_ffr_offset(sve_max_vl),\n+\t\t\t\t &this_cpu_ptr(&efi_fpsimd_state)->fpsr,\n+\t\t\t\t sve_vq_from_vl(sve_get_vl()) - 1);\n+\n+\t\t\t__this_cpu_write(efi_sve_state_used, false);\n+\t\t} else {\n+\t\t\tfpsimd_load_state(this_cpu_ptr(&efi_fpsimd_state));\n+\t\t}\n+\t}\n }\n \n #endif /* CONFIG_EFI */\n", "prefixes": [ "v4", "18/28" ] }