Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.2/patches/809603/?format=api
{ "id": 809603, "url": "http://patchwork.ozlabs.org/api/1.2/patches/809603/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/patch/20170904104655.29103-4-ran.wang_1@nxp.com/", "project": { "id": 18, "url": "http://patchwork.ozlabs.org/api/1.2/projects/18/?format=api", "name": "U-Boot", "link_name": "uboot", "list_id": "u-boot.lists.denx.de", "list_email": "u-boot@lists.denx.de", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20170904104655.29103-4-ran.wang_1@nxp.com>", "list_archive_url": null, "date": "2017-09-04T10:46:50", "name": "[U-Boot,v5,4/9] armv8: Add workaround for USB erratum A-008997", "commit_ref": null, "pull_url": null, "state": "accepted", "archived": false, "hash": "e28fc4c7e5f5ae911fed9287f89c8347be2f5ecd", "submitter": { "id": 71939, "url": "http://patchwork.ozlabs.org/api/1.2/people/71939/?format=api", "name": "Ran Wang", "email": "ran.wang_1@nxp.com" }, "delegate": { "id": 2666, "url": "http://patchwork.ozlabs.org/api/1.2/users/2666/?format=api", "username": "yorksun", "first_name": "York", "last_name": "Sun", "email": "yorksun@freescale.com" }, "mbox": "http://patchwork.ozlabs.org/project/uboot/patch/20170904104655.29103-4-ran.wang_1@nxp.com/mbox/", "series": [ { "id": 1355, "url": "http://patchwork.ozlabs.org/api/1.2/series/1355/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/list/?series=1355", "date": "2017-09-04T10:46:47", "name": "[U-Boot,v5,1/9] armv8: Add scfg_clrsetbits_32(), scfg_clrbits_32()", "version": 5, "mbox": "http://patchwork.ozlabs.org/series/1355/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/809603/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/809603/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<u-boot-bounces@lists.denx.de>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@bilbo.ozlabs.org", "Authentication-Results": [ "ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=lists.denx.de\n\t(client-ip=81.169.180.215; helo=lists.denx.de;\n\tenvelope-from=u-boot-bounces@lists.denx.de;\n\treceiver=<UNKNOWN>)", "spf=fail (sender IP is 192.88.158.2)\n\tsmtp.mailfrom=nxp.com; nxp.com; dkim=none (message not signed)\n\theader.d=none;nxp.com; dmarc=fail action=none header.from=nxp.com;" ], "Received": [ "from lists.denx.de (dione.denx.de [81.169.180.215])\n\tby ozlabs.org (Postfix) with ESMTP id 3xm6Zm6mchz9s8J\n\tfor <incoming@patchwork.ozlabs.org>;\n\tMon, 4 Sep 2017 21:10:24 +1000 (AEST)", "by lists.denx.de (Postfix, from userid 105)\n\tid AAC40C21F26; Mon, 4 Sep 2017 11:09:07 +0000 (UTC)", "from lists.denx.de (localhost [IPv6:::1])\n\tby lists.denx.de (Postfix) with ESMTP id 7FBDAC21F5E;\n\tMon, 4 Sep 2017 11:05:26 +0000 (UTC)", "by lists.denx.de (Postfix, from userid 105)\n\tid 4BA48C21EDF; Mon, 4 Sep 2017 11:04:28 +0000 (UTC)", "from NAM01-BY2-obe.outbound.protection.outlook.com\n\t(mail-by2nam01on0058.outbound.protection.outlook.com [104.47.34.58])\n\tby lists.denx.de (Postfix) with ESMTPS id 65098C21EE1\n\tfor <u-boot@lists.denx.de>; Mon, 4 Sep 2017 11:04:24 +0000 (UTC)", "from DM5PR03CA0043.namprd03.prod.outlook.com (10.174.189.160) by\n\tBN6PR03MB3315.namprd03.prod.outlook.com (10.174.233.144) with\n\tMicrosoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id\n\t15.20.13.10; Mon, 4 Sep 2017 11:04:22 +0000", "from BY2FFO11OLC004.protection.gbl (2a01:111:f400:7c0c::136) by\n\tDM5PR03CA0043.outlook.office365.com (2603:10b6:4:3b::32) with\n\tMicrosoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id\n\t15.20.13.10 via Frontend Transport; Mon, 4 Sep 2017 11:04:21 +0000", "from az84smr01.freescale.net (192.88.158.2) by\n\tBY2FFO11OLC004.mail.protection.outlook.com (10.1.15.184) with\n\tMicrosoft SMTP Server (version=TLS1_0,\n\tcipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1385.11\n\tvia Frontend Transport; Mon, 4 Sep 2017 11:04:21 +0000", "from titan.ap.freescale.net ([10.192.208.233])\n\tby az84smr01.freescale.net (8.14.3/8.14.0) with ESMTP id\n\tv84B46Zb024642; Mon, 4 Sep 2017 04:04:18 -0700" ], "X-Spam-Checker-Version": "SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de", "X-Spam-Level": "", "X-Spam-Status": "No, score=-0.0 required=5.0 tests=BAD_ENC_HEADER,\n\tRCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H4, RCVD_IN_MSPIKE_WL,\n\tSPF_HELO_PASS\n\tautolearn=unavailable autolearn_force=no version=3.4.0", "Received-SPF": "Fail (protection.outlook.com: domain of nxp.com does not\n\tdesignate 192.88.158.2 as permitted sender)\n\treceiver=protection.outlook.com; \n\tclient-ip=192.88.158.2; helo=az84smr01.freescale.net;", "From": "Ran Wang <ran.wang_1@nxp.com>", "To": "open list <u-boot@lists.denx.de>, York Sun <york.sun@nxp.com>", "Date": "Mon, 4 Sep 2017 18:46:50 +0800", "Message-ID": "<20170904104655.29103-4-ran.wang_1@nxp.com>", "X-Mailer": "git-send-email 2.14.1", "In-Reply-To": "<20170904104655.29103-1-ran.wang_1@nxp.com>", "References": "<20170904104655.29103-1-ran.wang_1@nxp.com>", "X-EOPAttributedMessage": "0", "X-Matching-Connectors": "131489966614259217;\n\t(91ab9b29-cfa4-454e-5278-08d120cd25b8); ()", "X-Forefront-Antispam-Report": "CIP:192.88.158.2; IPV:NLI; CTRY:US; EFV:NLI;\n\tSFV:NSPM;\n\tSFS:(10009020)(6009001)(336005)(39860400002)(39380400002)(2980300002)(1110001)(1109001)(339900001)(189002)(199003)(356003)(2906002)(69596002)(1076002)(85426001)(7416002)(50466002)(8656003)(189998001)(8936002)(86362001)(498600001)(5660300001)(8676002)(106466001)(50226002)(105606002)(626005)(48376002)(4326008)(305945005)(81166006)(81156014)(33646002)(77096006)(36756003)(47776003)(68736007)(6636002)(2950100002)(97736004)(50986999)(6666003)(76176999)(53936002)(104016004)(5003940100001)(54906002);\n\tDIR:OUT; SFP:1101; SCL:1; SRVR:BN6PR03MB3315;\n\tH:az84smr01.freescale.net; FPR:; \n\tSPF:Fail; PTR:InfoDomainNonexistent; MX:1; A:1; LANG:en; ", "X-Microsoft-Exchange-Diagnostics": [ "1; BY2FFO11OLC004;\n\t1:QzwWG9edfcSteyuA8aW+Tttn/kyBNvEW3KbfH766H469N5sAEvNYGQvCMHl5YD7yQ+h6IAivSDrK+6V+EiqIDUmDcIIdSSUVM/lQbqgbHESNsfQPE/xB3fduFbtovkMe", "1; BN6PR03MB3315;\n\t3:vPVQgdcU9w9hwnEQB4fHoufUDv8TuVWmCMmIxMJEZpCvKjZ2Y/Wvc8w1c0O/dZ8ngmOaMZsfXPJ45Mucmvql6eaMXYb/AuCyru8LStFFX574g9XqUmAwBy0tAUvSZA1JHKg5dopXuCSO0+RckWaE4V1CUUYNlaDK3jaNDnYRSx7YFTl7xSUWtyybSkjgCf7XU0U+g9EXazlzTdR/NXLJ7PjM4KrPPhZwWcVnZJiBKQYTc7tK9vOCIo/MO5ZlZWYdIcgq49EELBpK4RPcKMihe8ebwG44XZul8Jd1Hu3m7imeRC2+8EG7hfoPp8uDRh/5RaBOoAjjBJ8Ks76zGSXXdg==;\n\t25:IzXJz31XwNE7ul9vtFO/ScOU6L6BW9LAx2wTAh+p8eKwO4f9+/kB8TcHHgs9O0S5bZH7vCGRXnFRsoNafcVTgbHcFYhdMfd2KabjLy3avDmmexc6av3iJAN/eLbesNRObHjkoXKjoRcVLNIvPLG+nT0NRCOrfmQwC7RaShVDJH+mWyMawUgzHASibn61oGM8lRJbrDbm8I9iQEGaKMd/aLJ/kScF1udTJ49h0lrurXXISUNXkIgT1GvCiXnR8WEKb6u0Cs6Lw/ax2SMkwnXelm8LxfZ50kWE1ziYtlwHSyJABp9GSS+iof2jV/d9fm3PvLsMBu1OcPbssF9Ck4VI5Q==;\n\t31:G0uN7RWXm8GOL4m6z7jhAevlDHtchW3TZDSRUDeQEX1MC+kBWooRrTxjpL+MiYjsH8vjiVTJfx2OjYX/tDmhHTLxbRqsPY6FgBh/79/qvax8o9MVH4oL5Mf0br2EZ00unAl7e+mO7+6aUe0HE3rg8ihc85miH6YNeBM14e56uVCQ+XW6p+CtIEzr5OVGXBAy7vZZtKgtUpawg8rG1YyVPOO7n8RztyWsxV5X+D8dgk8=", "1; BN6PR03MB3315;\n\t4:cN28pkYMoc6r3H3/6qlvusS6uSdV/nFlOPTXl6yFM/I+wCnlw4p4+/sNdwVQlfK/aaEdyozSZcdG6Na5lbIsSpa1aMVWUtbprN7IX45UITvpK5SBDjAQ2dHypQq727Xlkg22O0SysEphl9I8ONm5RGu+aBSMHS7BcbGqbIyFiq+JMg7SoCxI55ZAN4DeBNQnQc65tIwMdMCNZ5CLBY1/gooBzyK6EWzLkpugo30UyINmlzX5t51AGC31o0CBuKCi4H2VDfugY0YAME/l63/H0O6z/YE1S67sNHFJkgxZqHc=", "=?us-ascii?Q?1; BN6PR03MB3315;\n\t23:CRpcGh1X4HYoKgnYF0cgTlIvdVRMMHKI0UQ+1ldQ7?=\n\ty08ufClNY0timXU4bkLZPHSzlxytpqoCJSfA+Z7qKgAFAcCN7bhCEheVZlAk7YCwCGMicSlrC401CL+KOWvAIz8uK9/Qkzynczee5NLsr5hWLGymnGnBiYfsl0lw0ijMUvDNcZNaJtvWtK5LzupOHk/Asp3p5MOqet/HZi7qrEvsVtQ+YCcTLsIxaNfqycVv1yRstg9XlVvWL1GvgmJaJ9/H2JB9upRNqmSlHe9eC8egsxGsYOXpH4VEyFpfWlk4R5vXDFsX6yiXscL10x9kH17paGTWFXc4XRM+u9CBN4cd2WMR9AyOvo1aFOqxhQWk714c4qtqXu2IMHGY7buY5zJD+lET3/8wirgxo0bXs/DvwwAt63ZYytUbHiLKw+oiAhEFNPplCJ0W5D+LtSvCKWKmD+sg7y5qy0JdfSuFGB+QKigX8bzxfBNHGp3NPCwRLx9jWvCYvYO5ke8qwHbQByR1zPGq/HXKm5fiAkjGqsweMajNUNzEHREr430EzAOEsxs4WyUoj5HRABGhbF9CZ8yixfkQO509qzJvuVQDTOJOfEknKYp0Qzzot9xiQ9NwVRt9RNeWaXqtDUEYjkjd10OTl6L+C8tvmQt5RjavArLB+2xuCYapc6qfJ4hG3rEl0ks4I4XW31Gdpc2JpaUx2fQua+9G8Jzex6v1Dm/8ccHL8cL8TJ2uXwt0EHR6dZ4hhqSIa0wJFj/6z1gFmsNa2biRFYeC3xyi1cO6dfD/ef5GDOkbqRHWHJAZJD02OjC9ZNKCJEfRNy4MPn/dWA068Im6hJWGI1giMWa8KVHV5HFEoSfAdVr4//7pGk6EQRprIwjED+TS7uRU0kMRTi6KSV9f5JsntP0XnwUdd7k1Xw/3AIjfHeCDV4IGQIYeSZwe5mCeV2dm/+xIas0Z2W4vCKc1cDiFMFWmkfF8YeECL8FpfXUnW6xgmIQ0BmfHpSKjw2g70i64hu9g8PV7kFfwMqULEcrD0ygXcnPlywD5H+gYDz2dpZm+RW6NPwXdxsvhZuBVqC++DUIJaHi4m5HvmkkVFN4sKuO2/65OoypvnWUPqJ29b0N6kHP5M2pDhGj27XXhQKjHX1rDLjKufXC30mo", "1; BN6PR03MB3315;\n\t6:DwybRSdCXaJ2dgD2n9NNYIHenEp8a1yeuiMnstxWeaaAUJzyjtT2r2QFU930IVAcs/RXk+JBmREV8Lz26w3wYv258W/SzPSxc1EXKtAEcFe/oFPLFlPwe22gUtfylFZ+696/8MeSFqjYpwRsuYseeS6uIhKr/e29yci0L7qk8FxQ6zQh0ST9H/jzz97qzTMSsqlSd/lSXvnp/onb2i6hw2T9vWFxb/ETfdrEYD2n0knHi3ucFyfaOrtk/Ofltj+mjFTmrjf14VXK0yeaCkz9VKol71LxLRe1x/1tP9+2ZckvaN+pp6qt33MzhNfXYOsO3ca/kgpBRzKRAon1cAcTDg==;\n\t5:sEa6KXRGUajMtZSB19N+WPibCLh7PhCYaKpy+XvCkSsPbEDj0yv9OGi56lVpCQ7wR+wRYNoTeB5rMe4nl67rm/mE9C52rTs69vS6Jo22Wg0cBM6ejgGxuaTeMXniS1QCA7cpUmJPlOll0LJg7MNbFyCp2GsgmYS/pRp2m75SS0Y=;\n\t24:0xbpZ3ZwlfeUvFRk77XxQdWZfnIT/jxZPSbnbgIGRoaMC6/QL4IROXq1D/idzKfqB7grKP2AqeBbEdHwzMmGbyAQ5VqKM9DgArAR6MyJ500=;\n\t7:n1h27V+MwmzQ9P3+LBLSXcyC4m+gg70nM2L1fWCkH/357tpTCSCwqSoCDdaG+wiqvxhoYXs1vBPIAFDgCYXcm4OyHMT8DrdhUVgvAjZrbOsd5PipMcCRpnAZQEeUg4CvF0WXhqVVOB47xTzTLjAyfQ46H2+CJ3tE7AiTmtUdBe7VI5xFyp2g8zaJOX4C/3H8ChDDdIZdXueDzZjfDwWq/+hWO5W+/6kRjDdbmCKeQKI=" ], "MIME-Version": "1.0", "X-MS-PublicTrafficType": "Email", "X-MS-Office365-Filtering-Correlation-Id": "191871ac-6e33-4578-2611-08d4f384b209", "X-Microsoft-Antispam": "UriScan:; BCL:0; PCL:0;\n\tRULEID:(300000500095)(300135000095)(300000501095)(300135300095)(22001)(300000502095)(300135100095)(300000503095)(300135400095)(2017052603199)(201703131430075)(201703131517081)(300000504095)(300135200095)(300000505095)(300135600095)(300000506095)(300135500095);\n\tSRVR:BN6PR03MB3315; ", "X-MS-TrafficTypeDiagnostic": "BN6PR03MB3315:", "X-Exchange-Antispam-Report-Test": "UriScan:(185117386973197);", "X-Microsoft-Antispam-PRVS": "<BN6PR03MB3315478713C6E7D8500FCD8BF1910@BN6PR03MB3315.namprd03.prod.outlook.com>", "X-Exchange-Antispam-Report-CFA-Test": "BCL:0; PCL:0;\n\tRULEID:(100000700101)(100105000095)(100000701101)(100105300095)(100000702101)(100105100095)(6095135)(2401047)(8121501046)(5005006)(93006095)(93001095)(100000703101)(100105400095)(10201501046)(3002001)(6055026)(6096035)(20161123561025)(20161123556025)(201703131430075)(201703131448075)(201703131433075)(201703161259150)(201703151042153)(20161123565025)(20161123563025)(20161123559100)(201708071742011)(100000704101)(100105200095)(100000705101)(100105500095);\n\tSRVR:BN6PR03MB3315; BCL:0; PCL:0;\n\tRULEID:(100000800101)(100110000095)(100000801101)(100110300095)(100000802101)(100110100095)(100000803101)(100110400095)(400006)(100000804101)(100110200095)(100000805101)(100110500095);\n\tSRVR:BN6PR03MB3315; ", "X-Forefront-PRVS": "0420213CCD", "SpamDiagnosticOutput": "1:99", "SpamDiagnosticMetadata": "NSPM", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "04 Sep 2017 11:04:21.3167\n\t(UTC)", "X-MS-Exchange-CrossTenant-Id": "5afe0b00-7697-4969-b663-5eab37d5f47e", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "TenantId=5afe0b00-7697-4969-b663-5eab37d5f47e;\n\tIp=[192.88.158.2]; \n\tHelo=[az84smr01.freescale.net]", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "BN6PR03MB3315", "Cc": "Priyanka Jain <priyanka.jain@nxp.com>,\n\tSuresh Gupta <suresh.bhagat@nxp.com>, ran.wang_1@nxp.com", "Subject": "[U-Boot] [PATCH v5 4/9] armv8: Add workaround for USB erratum\n\tA-008997", "X-BeenThere": "u-boot@lists.denx.de", "X-Mailman-Version": "2.1.18", "Precedence": "list", "List-Id": "U-Boot discussion <u-boot.lists.denx.de>", "List-Unsubscribe": "<https://lists.denx.de/options/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=unsubscribe>", "List-Archive": "<http://lists.denx.de/pipermail/u-boot/>", "List-Post": "<mailto:u-boot@lists.denx.de>", "List-Help": "<mailto:u-boot-request@lists.denx.de?subject=help>", "List-Subscribe": "<https://lists.denx.de/listinfo/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=subscribe>", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "base64", "Errors-To": "u-boot-bounces@lists.denx.de", "Sender": "\"U-Boot\" <u-boot-bounces@lists.denx.de>" }, "content": "Low Frequency Periodic Signaling(LFPS) Peak-to-Peak Differential\nOutput Voltage Test Compliance fails using default transmitter\nsettings\n\nChange config of transmitter signal swings by setting register\nPCSTXSWINGFULL to 0x47 to pass compliance tests.\n\nSigned-off-by: Sriram Dash <sriram.dash@nxp.com>\nSigned-off-by: Rajesh Bhagat <rajesh.bhagat@nxp.com>\nSigned-off-by: Suresh Gupta <suresh.gupta@nxp.com>\nSigned-off-by: Ran Wang <ran.wang_1@nxp.com>\n---\nChange in v5:\n\tUse scfg_clrsetbits32() instead.\n\nChange in v4:\n\tUpdate commit message about register setting.\n\tClean up the math in set_usb_pcstxswingfull().\n\tRename USB_PCSTXSWINGFULL to SCFG_USB_PCSTXSWINGFULL.\n\nChange in v3:\n\tUse inline function to make code cleaner.\n\tCorrect typo of 'CONFIG_ARCH_LS1043A'.\n\nChange in v2:\n\tIn function erratum_a008997():\n\t1.Put a blank line after variable declaration.\n\n arch/arm/cpu/armv8/fsl-layerscape/Kconfig | 6 ++++++\n arch/arm/cpu/armv8/fsl-layerscape/soc.c | 24 ++++++++++++++++++++++\n .../include/asm/arch-fsl-layerscape/immap_lsch2.h | 4 ++++\n 3 files changed, 34 insertions(+)", "diff": "diff --git a/arch/arm/cpu/armv8/fsl-layerscape/Kconfig b/arch/arm/cpu/armv8/fsl-layerscape/Kconfig\nindex 6677f2309a..9449d629ea 100644\n--- a/arch/arm/cpu/armv8/fsl-layerscape/Kconfig\n+++ b/arch/arm/cpu/armv8/fsl-layerscape/Kconfig\n@@ -24,6 +24,7 @@ config ARCH_LS1043A\n \tselect SYS_FSL_ERRATUM_A010539\n \tselect SYS_FSL_ERRATUM_A009008\n \tselect SYS_FSL_ERRATUM_A009798\n+\tselect SYS_FSL_ERRATUM_A008997\n \tselect SYS_FSL_HAS_DDR3\n \tselect SYS_FSL_HAS_DDR4\n \tselect ARCH_EARLY_INIT_R\n@@ -48,6 +49,7 @@ config ARCH_LS1046A\n \tselect SYS_FSL_ERRATUM_A010539\n \tselect SYS_FSL_ERRATUM_A009008\n \tselect SYS_FSL_ERRATUM_A009798\n+\tselect SYS_FSL_ERRATUM_A008997\n \tselect SYS_FSL_HAS_DDR4\n \tselect SYS_FSL_SRDS_2\n \tselect ARCH_EARLY_INIT_R\n@@ -86,6 +88,7 @@ config ARCH_LS2080A\n \tselect SYS_FSL_ERRATUM_A009203\n \tselect SYS_FSL_ERRATUM_A009008\n \tselect SYS_FSL_ERRATUM_A009798\n+\tselect SYS_FSL_ERRATUM_A008997\n \tselect ARCH_EARLY_INIT_R\n \tselect BOARD_EARLY_INIT_F\n \n@@ -235,6 +238,9 @@ config SYS_FSL_ERRATUM_A009008\n config SYS_FSL_ERRATUM_A009798\n \tbool \"Workaround for USB PHY erratum A009798\"\n \n+config SYS_FSL_ERRATUM_A008997\n+\tbool \"Workaround for USB PHY erratum A008997\"\n+\n config MAX_CPUS\n \tint \"Maximum number of CPUs permitted for Layerscape\"\n \tdefault 4 if ARCH_LS1043A\ndiff --git a/arch/arm/cpu/armv8/fsl-layerscape/soc.c b/arch/arm/cpu/armv8/fsl-layerscape/soc.c\nindex 6238953658..99fba5fcaa 100644\n--- a/arch/arm/cpu/armv8/fsl-layerscape/soc.c\n+++ b/arch/arm/cpu/armv8/fsl-layerscape/soc.c\n@@ -95,6 +95,28 @@ static void erratum_a009798(void)\n #endif /* CONFIG_SYS_FSL_ERRATUM_A009798 */\n }\n \n+#if defined(CONFIG_ARCH_LS1043A) || defined(CONFIG_ARCH_LS1046A)\n+static inline void set_usb_pcstxswingfull(u32 __iomem *scfg, u32 offset)\n+{\n+\tscfg_clrsetbits32(scfg + offset / 4,\n+\t\t\t0x7F << 9,\n+\t\t\tSCFG_USB_PCSTXSWINGFULL << 9);\n+}\n+#endif\n+\n+static void erratum_a008997(void)\n+{\n+#ifdef CONFIG_SYS_FSL_ERRATUM_A008997\n+#if defined(CONFIG_ARCH_LS1043A) || defined(CONFIG_ARCH_LS1046A)\n+\tu32 __iomem *scfg = (u32 __iomem *)SCFG_BASE;\n+\n+\tset_usb_pcstxswingfull(scfg, SCFG_USB3PRM2CR_USB1);\n+\tset_usb_pcstxswingfull(scfg, SCFG_USB3PRM2CR_USB2);\n+\tset_usb_pcstxswingfull(scfg, SCFG_USB3PRM2CR_USB3);\n+#endif\n+#endif /* CONFIG_SYS_FSL_ERRATUM_A008997 */\n+}\n+\n #if defined(CONFIG_FSL_LSCH3)\n /*\n * This erratum requires setting a value to eddrtqcr1 to\n@@ -243,6 +265,7 @@ void fsl_lsch3_early_init_f(void)\n \terratum_a008336();\n \terratum_a009008();\n \terratum_a009798();\n+\terratum_a008997();\n #ifdef CONFIG_CHAIN_OF_TRUST\n \t/* In case of Secure Boot, the IBR configures the SMMU\n \t* to allow only Secure transactions.\n@@ -520,6 +543,7 @@ void fsl_lsch2_early_init_f(void)\n \terratum_a010539();\n \terratum_a009008();\n \terratum_a009798();\n+\terratum_a008997();\n }\n #endif\n \ndiff --git a/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch2.h b/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch2.h\nindex 323c098888..1601ec6baa 100644\n--- a/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch2.h\n+++ b/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch2.h\n@@ -340,10 +340,14 @@ struct ccsr_gur {\n \n #define SCFG_BASE\t\t\t0x01570000\n #define SCFG_USB3PRM1CR_USB1\t\t0x070\n+#define SCFG_USB3PRM2CR_USB1\t\t0x074\n #define SCFG_USB3PRM1CR_USB2\t\t0x07C\n+#define SCFG_USB3PRM2CR_USB2\t\t0x080\n #define SCFG_USB3PRM1CR_USB3\t\t0x088\n+#define SCFG_USB3PRM2CR_USB3\t\t0x08c\n #define SCFG_USB_TXVREFTUNE\t\t\t0x9\n #define SCFG_USB_SQRXTUNE_MASK\t\t0x7\n+#define SCFG_USB_PCSTXSWINGFULL\t\t0x47\n \n #define SCFG_SNPCNFGCR_SECRDSNP\t\t0x80000000\n #define SCFG_SNPCNFGCR_SECWRSNP\t\t0x40000000\n", "prefixes": [ "U-Boot", "v5", "4/9" ] }