Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.2/patches/2235092/?format=api
{ "id": 2235092, "url": "http://patchwork.ozlabs.org/api/1.2/patches/2235092/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260508-mips-octeon-missing-insns-v2-v3-32-bcbec96357d9@gmail.com/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.2/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260508-mips-octeon-missing-insns-v2-v3-32-bcbec96357d9@gmail.com>", "list_archive_url": null, "date": "2026-05-08T15:12:32", "name": "[v3,32/32] target/mips: expose Octeon68XX floating-point support", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "9eeb1b1df7e9ea8770967c473b3ead3da328eaf8", "submitter": { "id": 66301, "url": "http://patchwork.ozlabs.org/api/1.2/people/66301/?format=api", "name": "James Hilliard", "email": "james.hilliard1@gmail.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260508-mips-octeon-missing-insns-v2-v3-32-bcbec96357d9@gmail.com/mbox/", "series": [ { "id": 503407, "url": "http://patchwork.ozlabs.org/api/1.2/series/503407/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=503407", "date": "2026-05-08T15:12:00", "name": "target/mips: add missing Octeon user-mode support", "version": 3, "mbox": "http://patchwork.ozlabs.org/series/503407/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2235092/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2235092/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=RAuleFFE;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4gBt2R6XBWz1yKm\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 09 May 2026 01:14:39 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wLMuH-0004f8-1Z; Fri, 08 May 2026 11:14:25 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <james.hilliard1@gmail.com>)\n id 1wLMtS-0002lr-Hl\n for qemu-devel@nongnu.org; Fri, 08 May 2026 11:13:36 -0400", "from mail-oi1-x236.google.com ([2607:f8b0:4864:20::236])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <james.hilliard1@gmail.com>)\n id 1wLMtP-0001nw-96\n for qemu-devel@nongnu.org; Fri, 08 May 2026 11:13:32 -0400", "by mail-oi1-x236.google.com with SMTP id\n 5614622812f47-47c941f7213so1290160b6e.1\n for <qemu-devel@nongnu.org>; Fri, 08 May 2026 08:13:30 -0700 (PDT)", "from\n 1.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.ip6.arpa\n (71-218-113-237.hlrn.qwest.net. [71.218.113.237])\n by smtp.gmail.com with ESMTPSA id\n 586e51a60fabf-43557109b7dsm1897904fac.5.2026.05.08.08.13.28\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Fri, 08 May 2026 08:13:29 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20251104; t=1778253210; x=1778858010; darn=nongnu.org;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:from:to:cc:subject:date:message-id\n :reply-to; bh=hJekX8dH52yMvYykB5HOFELCbhNNSoNRaiTZ7e0Y8tM=;\n b=RAuleFFEjxj73QAyOKVmvHXyv+lrcIO17O0OyaDjsyTHWGf427p6+E3ZEgFuhjh9bI\n uw0Z7d99nisQ2JQJRr4HFjlpkl839qGEsaLkKdB18RkRsrSTVDRNyJNT71jeIQU3IQBb\n 2whRRst/UIJMN7AeVma4Uo5qOnQQabCyx5K857KiHZUd874VSGuIXpZflu6TXCvo1qXK\n iR30aPaSMSZ1bQDt8K27VDEnvVwPgioq/NKb4jBehleeF1FzMKDB8PGewoDMU6gxx38c\n 3Ka9Fh2UQy7XBmk/vfpwT1UnSUdJX0PVRrF+MDHOuV3acUVF2dtz7fprGdWX9YdMiTpY\n U/dA==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1778253210; x=1778858010;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=hJekX8dH52yMvYykB5HOFELCbhNNSoNRaiTZ7e0Y8tM=;\n b=jhyctLKYUj+3aGK/Z6DSk6Ym0In3opT+8nBj6vF2zRnws3LwT44ArV70BOdAnV0ZPE\n LYyYUSIru+pYbSuHELfJNumdON6A4cAJ+/0sK3Xz9izhLLmpKIIxAVcfSRh1toYlGEuo\n e66K9DAFr7Fas10yJducBVtx0kC52FxevNaIsDftPjX0VOShw0oQQZYccbHPVj0Owa+M\n KpWdDDVxewxt8r6HHhag4r4ZQFV5pShoxYmIFqDdUuVIw5/uTGa8wvp4vO1WmAAFUxAI\n Z7DFsK6Sy+VvAarR33kPDQ9srtiJDs68RzNCW2CM2B4dp7GAD/xLdpd4fCWllCxPdvNm\n 9dvg==", "X-Gm-Message-State": "AOJu0YxVmiA3aH4niwFjmuJl+pcYUhYSaxm2LnDqNcdVeaNE1x47fSIF\n EDd4mMbTkE/yrrCPRmFO8pnN+jQyMreYp5D84ZmErmfo02pszt94HJ/Bd/hwSg==", "X-Gm-Gg": "AeBDievuD+EO7QYjiS92e07Ggj/l7Ogc6Luuw72O5t2OX6MoU+5xtLNFyGXfdBHx2d5\n P9/jVf7wb93Txt13HOODLx44Y4dYId4ieLGEu1+XJySuErYiUiCaR3ffF0ZGWE82h7HqjSeziCR\n haT59/+1uskt37/y+2MAD4rHxnq49P0Hhc8cs7c9Y0dh+jIG7wifOEQoWCsJa0JLU4ZHHvjpeeR\n 3UhlfzNub8EAtr2TlCRO/2A5T8uWpRBFCB/NGsiGrHGScuf4XnDZCSlHXpJMQe23WeHSY+jPqbn\n EhZ46mCOorAvCewF8znG+fa1/hNj1SA0xLP36jddCeWq7qPpUo66B1f5BCLBeL0nvKgyzZhwb7W\n tN5oXcRVVfx/4HcslAwC58r2r5Hway9TMBI1BDXWEK+YFaaDx3ul4uWdKwiK8H9eajSSQTYRLt4\n +HIN5lOHTk52CAjVQrRFXF/Ondq4oUd53fd0ONa+V7Qz6JD2r2np1cj0gEfgayMt7FzJAhhXrH/\n 0KmY6qU+WPZ5qrmUDbDMa3IIwYoSHy61c/+G3e0M88meB+vEQWAHQ5/VVXJbvvuZ5BRYwmeDIj9\n WxhusykQ77wX/ijomMwjxepeHvodvpgZIPxI9XzurcIMCH6aUbVfDm3TwKJmbxKIQq9MY2M=", "X-Received": "by 2002:a05:6808:1a0c:b0:479:72dc:bb6 with SMTP id\n 5614622812f47-480424fc6b0mr7291184b6e.44.1778253209943;\n Fri, 08 May 2026 08:13:29 -0700 (PDT)", "From": "James Hilliard <james.hilliard1@gmail.com>", "Date": "Fri, 08 May 2026 09:12:32 -0600", "Subject": "[PATCH v3 32/32] target/mips: expose Octeon68XX floating-point\n support", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "8bit", "Message-Id": "\n <20260508-mips-octeon-missing-insns-v2-v3-32-bcbec96357d9@gmail.com>", "References": "\n <20260508-mips-octeon-missing-insns-v2-v3-0-bcbec96357d9@gmail.com>", "In-Reply-To": "\n <20260508-mips-octeon-missing-insns-v2-v3-0-bcbec96357d9@gmail.com>", "To": "qemu-devel@nongnu.org", "Cc": "Laurent Vivier <laurent@vivier.eu>, =?utf-8?q?Philippe_Mathieu-Daud?=\n\t=?utf-8?q?=C3=A9?= <philmd@linaro.org>,\n Aurelien Jarno <aurelien@aurel32.net>,\n Jiaxun Yang <jiaxun.yang@flygoat.com>,\n Aleksandar Rikalo <arikalo@gmail.com>, Huacai Chen <chenhuacai@kernel.org>,\n James Hilliard <james.hilliard1@gmail.com>, Helge Deller <deller@gmx.de>,\n Pierrick Bouvier <pierrick.bouvier@oss.qualcomm.com>,\n Pierrick Bouvier <pierrick.bouvier@oss.qualcomm.com>", "X-Mailer": "b4 0.15.2", "Received-SPF": "pass client-ip=2607:f8b0:4864:20::236;\n envelope-from=james.hilliard1@gmail.com; helo=mail-oi1-x236.google.com", "X-Spam_score_int": "-17", "X-Spam_score": "-1.8", "X-Spam_bar": "-", "X-Spam_report": "(-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Octeon68XX cores implement CP1. Advertise that in the CPU definition by\nsetting Config1.FP, enabling the writable Status bits, and providing the\nFCR0/FCR31 defaults used by this CPU model.\n\nThis lets guests observe the expected floating-point feature bits and\nuse CP1 with -cpu Octeon68XX.\n\nSigned-off-by: James Hilliard <james.hilliard1@gmail.com>\n\n---\nChanges v1 -> v2:\n - Move this CPU-model correction into a separate final patch.\n (suggested by Philippe Mathieu-Daudé)\n---\n target/mips/cpu-defs.c.inc | 10 ++++++++--\n 1 file changed, 8 insertions(+), 2 deletions(-)", "diff": "diff --git a/target/mips/cpu-defs.c.inc b/target/mips/cpu-defs.c.inc\nindex faefab0473..cc1916232f 100644\n--- a/target/mips/cpu-defs.c.inc\n+++ b/target/mips/cpu-defs.c.inc\n@@ -997,7 +997,8 @@ const mips_def_t mips_defs[] =\n .CP0_PRid = 0x000D9100,\n .CP0_Config0 = MIPS_CONFIG0 | (0x1 << CP0C0_AR) | (0x2 << CP0C0_AT) |\n (MMU_TYPE_R4000 << CP0C0_MT),\n- .CP0_Config1 = MIPS_CONFIG1 | (0x3F << CP0C1_MMU) |\n+ .CP0_Config1 = MIPS_CONFIG1 | (1 << CP0C1_FP) |\n+ (0x3F << CP0C1_MMU) |\n (1 << CP0C1_IS) | (4 << CP0C1_IL) | (1 << CP0C1_IA) |\n (1 << CP0C1_DS) | (4 << CP0C1_DL) | (1 << CP0C1_DA) |\n (1 << CP0C1_PC) | (1 << CP0C1_WR) | (1 << CP0C1_EP),\n@@ -1011,7 +1012,12 @@ const mips_def_t mips_defs[] =\n .CP0_PageGrain = (1 << CP0PG_ELPA),\n .SYNCI_Step = 32,\n .CCRes = 2,\n- .CP0_Status_rw_bitmask = 0x12F8FFFF,\n+ .CP0_Status_rw_bitmask = 0x36F8FFFF,\n+ .CP1_fcr0 = (1 << FCR0_F64) | (1 << FCR0_3D) | (1 << FCR0_PS) |\n+ (1 << FCR0_L) | (1 << FCR0_W) | (1 << FCR0_D) |\n+ (1 << FCR0_S) | (0x00 << FCR0_PRID) | (0x0 << FCR0_REV),\n+ .CP1_fcr31 = 0,\n+ .CP1_fcr31_rw_bitmask = 0xFF83FFFF,\n .SEGBITS = 42,\n .PABITS = 49,\n .insn_flags = CPU_MIPS64R2 | INSN_OCTEON,\n", "prefixes": [ "v3", "32/32" ] }