Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.2/patches/2234704/?format=api
{ "id": 2234704, "url": "http://patchwork.ozlabs.org/api/1.2/patches/2234704/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-42-richard.henderson@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.2/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260507234413.643512-42-richard.henderson@linaro.org>", "list_archive_url": null, "date": "2026-05-07T23:43:54", "name": "[v4,41/60] target/arm: Implement MOVT (vector to table)", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "00554f08ff359803bfa352eb7cf05fd8ac9cba51", "submitter": { "id": 72104, "url": "http://patchwork.ozlabs.org/api/1.2/people/72104/?format=api", "name": "Richard Henderson", "email": "richard.henderson@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-42-richard.henderson@linaro.org/mbox/", "series": [ { "id": 503296, "url": "http://patchwork.ozlabs.org/api/1.2/series/503296/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=503296", "date": "2026-05-07T23:43:14", "name": "target/arm: Implement FEAT_FP8", "version": 4, "mbox": "http://patchwork.ozlabs.org/series/503296/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2234704/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2234704/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=er92aTep;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4gBTYP6kVpz23mP\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 08 May 2026 09:51:37 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wL8S3-0007Th-0a; Thu, 07 May 2026 19:48:19 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wL8Rk-0007D9-CP\n for qemu-devel@nongnu.org; Thu, 07 May 2026 19:48:03 -0400", "from mail-oa1-x2a.google.com ([2001:4860:4864:20::2a])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wL8Rg-00025p-Sv\n for qemu-devel@nongnu.org; Thu, 07 May 2026 19:47:58 -0400", "by mail-oa1-x2a.google.com with SMTP id\n 586e51a60fabf-42fdab683a9so1028020fac.1\n for <qemu-devel@nongnu.org>; Thu, 07 May 2026 16:47:56 -0700 (PDT)", "from stoup.attlocal.net ([2600:381:c938:6375:9641:bbb2:a93a:bb4c])\n by smtp.gmail.com with ESMTPSA id\n 586e51a60fabf-4355736f517sm242730fac.12.2026.05.07.16.47.54\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 07 May 2026 16:47:55 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1778197675; x=1778802475; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=9inL9WKVMj4YtL3JrvHyAFtU6G89KncdZZ3z0WH6BeU=;\n b=er92aTepZt3m2RZ6V81lCpkujmpf5erehbo/NUteX5yxwBQd+61okEGC0CUy4pzrTx\n 8zNic7OxwCZZjfxT4fmKFRRc6aLNzk4N16ZUo6U/dtP7zU/i0dqT1O7LOAmV6gq7RshF\n jZ6o/JL2YPIAKDY9RwRZ7WvFAe7JZPyghfWxo0wFWc2Y5l13ZsHRX2yjm7uhWNQUHxww\n AIz4c3SKQGhrsyGRxGXs6AH8GH5TAsQ34H4F7nNUOSKcuf6p3BOmeC5Wz3Nq2nXpXmIG\n juH+WeAKWz52MdAdbpBV9ptcA7ncChDyRZ2ftpk8AUatzFjZqH/RTh52HckKKOWGmpdj\n hsHA==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1778197675; x=1778802475;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=9inL9WKVMj4YtL3JrvHyAFtU6G89KncdZZ3z0WH6BeU=;\n b=IuWq7+1ThwtC4WTPY7uJMeV5VcMlMCqWDrzIPFYmSbm8nBOiWwuxPi3j47fUm1AWQ7\n +vg1mH9l5cOUL1cqpx8Qs86GfpKr4EZUdzx04TFECjagZ5FtexNdsdLLhSgfa06DRzzL\n lTSDHPUxOGBV3Ggq/la5j9CC5gKSSy6r/U+iN3lYDrIarXzOmDmGoXAhQddbp2bPy/xM\n uft8jhZ8gENGn+jqmzn89AN793MPDqVTWdDBwBlc4IOOuoOOWo/8x+X7NPxOg37ySfM9\n x5xowTNZbFjoQDwerRQPtXG0wffajJW6O9s/3Oe7iSdgi2xQM4qQT4lwlM4OzuYGX1ij\n shbw==", "X-Gm-Message-State": "AOJu0YxzC6oAr32a118Bt+gOyxw8L+j/MgjTmyfichrLYXDSZpv4dlex\n cALWq3H1GfmGF14Js87scVdO8XcmK7jkea4UpOWjh9coRpWibk6sot7b8bYqzpuWip+Bm6v18LK\n FAw9c", "X-Gm-Gg": "Acq92OF9HnaVwWTMHbf5Gt8jUtzw3H+tnDex6Kno3KWrxVxJjBwJsUjQFOWd2aqlPLk\n lnAHmLkIMN2upl+/KWIgouBR8Ltf6WgKlfI6NxyYJuWk1l3US0ZVgUjgSljlQNRq7Pgq7nJzkTx\n id5yvvGQPRdYZ1T42LsE3BokBMLswMXI7+bffjufNp8Fy2qCLwh0L3ul5+8Ly6udYyWo/Q5gYWD\n o9caz3HgobTCL1tPFH9ZYkwubZAf3V7jjh2qaifvh02H7Fk9BjWB2ZjT9uIKADOalTZHJnZgLNV\n sBHnDvE1rpIbqL+i+EcLnCw27umMkuorVg0b5jYlkTTwdI4f97bp/du3JitsmfdD+mU7tzb+rET\n 6CDq5ED6La4OzmHnh1Nu94OCvh3uHfP4Mwmff/kujxrJfBZuOTg+Y8T11RkpJaY7v8lq4F3ZSrJ\n +KiE9ZHfRKAVbJKbT9b2iwyINDvp4WtBINIRu2qj5xtitGNCTceKm/vAuX", "X-Received": "by 2002:a05:6871:80b:b0:36e:8381:db00 with SMTP id\n 586e51a60fabf-434f6144552mr6678988fac.9.1778197675441;\n Thu, 07 May 2026 16:47:55 -0700 (PDT)", "From": "Richard Henderson <richard.henderson@linaro.org>", "To": "qemu-devel@nongnu.org", "Cc": "qemu-arm@nongnu.org", "Subject": "[PATCH v4 41/60] target/arm: Implement MOVT (vector to table)", "Date": "Thu, 7 May 2026 18:43:54 -0500", "Message-ID": "<20260507234413.643512-42-richard.henderson@linaro.org>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260507234413.643512-1-richard.henderson@linaro.org>", "References": "<20260507234413.643512-1-richard.henderson@linaro.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2001:4860:4864:20::2a;\n envelope-from=richard.henderson@linaro.org; helo=mail-oa1-x2a.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Signed-off-by: Richard Henderson <richard.henderson@linaro.org>\n---\n target/arm/cpu-features.h | 5 +++++\n target/arm/tcg/translate-sme.c | 18 ++++++++++++++++++\n target/arm/tcg/sme.decode | 2 ++\n 3 files changed, 25 insertions(+)", "diff": "diff --git a/target/arm/cpu-features.h b/target/arm/cpu-features.h\nindex 684d635433..fa8a619ae0 100644\n--- a/target/arm/cpu-features.h\n+++ b/target/arm/cpu-features.h\n@@ -1564,6 +1564,11 @@ static inline bool isar_feature_aa64_sme_fa64(const ARMISARegisters *id)\n return FIELD_EX64_IDREG(id, ID_AA64SMFR0, FA64);\n }\n \n+static inline bool isar_feature_aa64_sme_lutv2(const ARMISARegisters *id)\n+{\n+ return FIELD_EX64_IDREG(id, ID_AA64SMFR0, LUTv2);\n+}\n+\n static inline bool isar_feature_aa64_sme2(const ARMISARegisters *id)\n {\n return FIELD_EX64_IDREG(id, ID_AA64SMFR0, SMEVER) != 0;\ndiff --git a/target/arm/tcg/translate-sme.c b/target/arm/tcg/translate-sme.c\nindex 2f79c458e1..214427db1f 100644\n--- a/target/arm/tcg/translate-sme.c\n+++ b/target/arm/tcg/translate-sme.c\n@@ -391,6 +391,24 @@ static bool do_movt(DisasContext *s, arg_MOVT_rzt *a,\n TRANS_FEAT(MOVT_rzt, aa64_sme2, do_movt, a, tcg_gen_ld_i64)\n TRANS_FEAT(MOVT_ztr, aa64_sme2, do_movt, a, tcg_gen_st_i64)\n \n+static bool trans_MOVT_ztz(DisasContext *s, arg_MOVT_ztz *a)\n+{\n+ if (!dc_isar_feature(aa64_sme_lutv2, s)) {\n+ return false;\n+ }\n+ if (sme_sm_enabled_check(s) && sme2_zt0_enabled_check(s)) {\n+ int svl = streaming_vec_reg_size(s);\n+ int tsize = MIN(svl, 64);\n+ int offset = (a->off % (64 / tsize)) * tsize;\n+\n+ tcg_gen_gvec_mov(MO_64,\n+ offsetof(CPUARMState, za_state.zt0) + offset,\n+ vec_full_reg_offset(s, a->rt), tsize,\n+ offset ? tsize : 64);\n+ }\n+ return true;\n+}\n+\n static bool trans_LDST1(DisasContext *s, arg_LDST1 *a)\n {\n typedef void GenLdSt1(TCGv_env, TCGv_ptr, TCGv_ptr, TCGv, TCGv_i64);\ndiff --git a/target/arm/tcg/sme.decode b/target/arm/tcg/sme.decode\nindex 2b9e41a75a..339de72b8a 100644\n--- a/target/arm/tcg/sme.decode\n+++ b/target/arm/tcg/sme.decode\n@@ -141,6 +141,8 @@ MOVAZ_zt4 11000000 11 00011 0 v:1 .. 00110 za:3 zr:3 00 \\\n MOVT_rzt 1100 0000 0100 1100 0 off:3 00 11111 rt:5\n MOVT_ztr 1100 0000 0100 1110 0 off:3 00 11111 rt:5\n \n+MOVT_ztz 1100 0000 0100 1111 00 off:2 00 11111 rt:5\n+\n ### SME Memory\n \n &ldst esz rs pg rn rm za off v:bool st:bool\n", "prefixes": [ "v4", "41/60" ] }