get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/1.2/patches/2234662/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2234662,
    "url": "http://patchwork.ozlabs.org/api/1.2/patches/2234662/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-7-richard.henderson@linaro.org/",
    "project": {
        "id": 14,
        "url": "http://patchwork.ozlabs.org/api/1.2/projects/14/?format=api",
        "name": "QEMU Development",
        "link_name": "qemu-devel",
        "list_id": "qemu-devel.nongnu.org",
        "list_email": "qemu-devel@nongnu.org",
        "web_url": "",
        "scm_url": "",
        "webscm_url": "",
        "list_archive_url": "",
        "list_archive_url_format": "",
        "commit_url_format": ""
    },
    "msgid": "<20260507234413.643512-7-richard.henderson@linaro.org>",
    "list_archive_url": null,
    "date": "2026-05-07T23:43:19",
    "name": "[v4,06/60] target/arm: Update SCR bits for Arm ARM M.a.a",
    "commit_ref": null,
    "pull_url": null,
    "state": "new",
    "archived": false,
    "hash": "80331f9d419d469f9b0646915f2742197f0c0380",
    "submitter": {
        "id": 72104,
        "url": "http://patchwork.ozlabs.org/api/1.2/people/72104/?format=api",
        "name": "Richard Henderson",
        "email": "richard.henderson@linaro.org"
    },
    "delegate": null,
    "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-7-richard.henderson@linaro.org/mbox/",
    "series": [
        {
            "id": 503296,
            "url": "http://patchwork.ozlabs.org/api/1.2/series/503296/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=503296",
            "date": "2026-05-07T23:43:14",
            "name": "target/arm: Implement FEAT_FP8",
            "version": 4,
            "mbox": "http://patchwork.ozlabs.org/series/503296/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/patches/2234662/comments/",
    "check": "pending",
    "checks": "http://patchwork.ozlabs.org/api/patches/2234662/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>",
        "X-Original-To": "incoming@patchwork.ozlabs.org",
        "Delivered-To": "patchwork-incoming@legolas.ozlabs.org",
        "Authentication-Results": [
            "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=Qb8laVCv;\n\tdkim-atps=neutral",
            "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"
        ],
        "Received": [
            "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4gBTTf1jcSz1yCg\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 08 May 2026 09:48:22 +1000 (AEST)",
            "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wL8OI-0000DI-Dz; Thu, 07 May 2026 19:44:26 -0400",
            "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wL8OG-0000BL-MV\n for qemu-devel@nongnu.org; Thu, 07 May 2026 19:44:24 -0400",
            "from mail-ot1-x32e.google.com ([2607:f8b0:4864:20::32e])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wL8OE-000106-Fy\n for qemu-devel@nongnu.org; Thu, 07 May 2026 19:44:24 -0400",
            "by mail-ot1-x32e.google.com with SMTP id\n 46e09a7af769-7dcd689829eso1261836a34.3\n for <qemu-devel@nongnu.org>; Thu, 07 May 2026 16:44:22 -0700 (PDT)",
            "from stoup.attlocal.net ([2600:381:c938:6375:9641:bbb2:a93a:bb4c])\n by smtp.gmail.com with ESMTPSA id\n 46e09a7af769-7e367d8feb1sm84320a34.23.2026.05.07.16.44.20\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 07 May 2026 16:44:21 -0700 (PDT)"
        ],
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1778197461; x=1778802261; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=DHaqfL3jimyccNFpxwTItrJ53CxfHkBqEkZT8Php2Dg=;\n b=Qb8laVCvTYG/Bh/JdQ8R0fLdpiLSmxB5cupyXvzF8dhkLNunfpgrXDleaVvbnIJWiY\n CL6MlWnZWU2cgDkuJy11+/Xmuimn3qNLXVcoGeVTJhG5uAsNt7Ivvit8XguoQESxYuoQ\n zWwCSqkV90DH6ORXq0M5uKiDEFHOIe/7Vc8Lw5ZbtDEElb2ITcB2qpkGNp8VcfHq+vYK\n I058zzZW//2aLHiY3fHxR2Yq23tkKjw3chMx7RgwjaglVow1b5JpQpWvbYtv3x+36dJ8\n PVqya97uq/J6vCAQ9p4AUPTP+NCtGzUjwfmeYpy+LpUG0XsoTR1b0y9vdaZtsnyuyu2y\n cyQw==",
        "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1778197461; x=1778802261;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=DHaqfL3jimyccNFpxwTItrJ53CxfHkBqEkZT8Php2Dg=;\n b=MgBwqwoo4HInBG++c1kw/N0b2Jt+yNlOFFvhC/K7waqKXltiPewhqbJfSV23QykqMJ\n tweu+Fvcz9DB6kfrQMvm40OB9VOoIEEeG65mdAoedrUQ2WajFDZGPsClG1Xud0zPdKk9\n EWoWQZsVdKNZWcejBbodciKAKYeTdIAnHLuP8SorWDHWxCGMAhwNdhi+ocHlyzbZbuum\n p1+2nwcnR0mtAS2szv33E96aGOPTTUgDaR0rffWHwcYRkx4f1h4PbwjRWpbKifPVfEZh\n u3BLSVtY3fVcZ2cR9uKZesUPWZL9AOr6hTnlzE6SHO4GZTOstFLnRgp8/mueZv9nlTYx\n 60FA==",
        "X-Gm-Message-State": "AOJu0Yx36ggvOlPhcGib+t8TJ1onhWtViys1PtRwiHeLBEUpVqPxZqMx\n PKPlQk4EUTyxKm/+9gnv96H1Unaot00AhxhUv2Q/iSm7DHn0/E/fQ9n+p1JfhEW2eUGeEfh1D4I\n B38qR",
        "X-Gm-Gg": "AeBDieuWFoPvpuClGS63NKEEA7/IMyOLxJqS1WVpIHc1RLHhOLK0quVGxA/Yz03WjPi\n 5Qs3Hl2qy8LqZQaAB/9gmI7h8Yg3aCgYhKXHd3tUBE7an7ULM3AMs47Bb7tolIg2/pfmH7kdRjE\n i1M4lC1ZHPEPUSRN4kkMfT93DCvVaB9l0jYnC8lNR1NiKQYK2zZxFewtZepZHL7H48VuLYeagLh\n eC+nureTVU5btxixytfEsSN8qxemqZI1KcQApNkiQK8fSMeMrLKElSHMVbkr6DY8MnCKiM/RJfu\n k7L/A8b+mic4G600V7M1lgtqg3geUyq713IaXznogHjvyQdBQLTopmex1LtTEE0ox8PPWmTqHRD\n LfalS7I9NhmBRtlLBbHJAUQO0JaE9NWsNdRkrRuMZeFaxfmFqBqhY8t1P+TFSelbhqTXEiQzRuM\n Jp7UcxBD70AB6GTTs6nGS95QjrFCvN91mXJ1aPfnrhIIdpCg==",
        "X-Received": "by 2002:a05:6830:210f:b0:7dc:c926:4f87 with SMTP id\n 46e09a7af769-7e3666cef1amr439558a34.16.1778197461427;\n Thu, 07 May 2026 16:44:21 -0700 (PDT)",
        "From": "Richard Henderson <richard.henderson@linaro.org>",
        "To": "qemu-devel@nongnu.org",
        "Cc": "qemu-arm@nongnu.org",
        "Subject": "[PATCH v4 06/60] target/arm: Update SCR bits for Arm ARM M.a.a",
        "Date": "Thu,  7 May 2026 18:43:19 -0500",
        "Message-ID": "<20260507234413.643512-7-richard.henderson@linaro.org>",
        "X-Mailer": "git-send-email 2.43.0",
        "In-Reply-To": "<20260507234413.643512-1-richard.henderson@linaro.org>",
        "References": "<20260507234413.643512-1-richard.henderson@linaro.org>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "Received-SPF": "pass client-ip=2607:f8b0:4864:20::32e;\n envelope-from=richard.henderson@linaro.org; helo=mail-ot1-x32e.google.com",
        "X-Spam_score_int": "-20",
        "X-Spam_score": "-2.1",
        "X-Spam_bar": "--",
        "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no",
        "X-Spam_action": "no action",
        "X-BeenThere": "qemu-devel@nongnu.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "qemu development <qemu-devel.nongnu.org>",
        "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>",
        "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>",
        "List-Post": "<mailto:qemu-devel@nongnu.org>",
        "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>",
        "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>",
        "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org",
        "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"
    },
    "content": "Signed-off-by: Richard Henderson <richard.henderson@linaro.org>\n---\n target/arm/cpu.h | 11 +++++++++++\n 1 file changed, 11 insertions(+)",
    "diff": "diff --git a/target/arm/cpu.h b/target/arm/cpu.h\nindex 0b9755533b..aeba70e6fc 100644\n--- a/target/arm/cpu.h\n+++ b/target/arm/cpu.h\n@@ -1795,6 +1795,17 @@ static inline void xpsr_write(CPUARMState *env, uint32_t val, uint32_t mask)\n #define SCR_AIEN              (1ULL << 46)\n #define SCR_GPF               (1ULL << 48)\n #define SCR_MECEN             (1ULL << 49)\n+#define SCR_ENFPM             (1ULL << 50)\n+#define SCR_TMEA              (1ULL << 51)\n+#define SCR_TWERR             (1ULL << 52)\n+#define SCR_PFAREN            (1ULL << 53)\n+#define SCR_SRMASKEN          (1ULL << 54)\n+#define SCR_ENIDCP128         (1ULL << 55)\n+#define SCR_DSE               (1ULL << 57)\n+#define SCR_ENDSE             (1ULL << 58)\n+#define SCR_FGTEN2            (1ULL << 59)\n+#define SCR_HDBSSEN           (1ULL << 60)\n+#define SCR_HACEBSEN          (1ULL << 61)\n #define SCR_NSE               (1ULL << 62)\n \n /* GCSCR_ELx fields */\n",
    "prefixes": [
        "v4",
        "06/60"
    ]
}