Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.2/patches/2234635/?format=api
{ "id": 2234635, "url": "http://patchwork.ozlabs.org/api/1.2/patches/2234635/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-2-richard.henderson@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.2/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260507234413.643512-2-richard.henderson@linaro.org>", "list_archive_url": null, "date": "2026-05-07T23:43:14", "name": "[v4,01/60] target/arm: Implement ID_AA64ISAR3", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "f7993da9151e635fc674b63039442f2848834f1b", "submitter": { "id": 72104, "url": "http://patchwork.ozlabs.org/api/1.2/people/72104/?format=api", "name": "Richard Henderson", "email": "richard.henderson@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-2-richard.henderson@linaro.org/mbox/", "series": [ { "id": 503296, "url": "http://patchwork.ozlabs.org/api/1.2/series/503296/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=503296", "date": "2026-05-07T23:43:14", "name": "target/arm: Implement FEAT_FP8", "version": 4, "mbox": "http://patchwork.ozlabs.org/series/503296/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2234635/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2234635/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=cRFRs0ou;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4gBTPy6sPwz1yK7\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 08 May 2026 09:45:09 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wL8OD-00008w-VH; Thu, 07 May 2026 19:44:21 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wL8OC-00007s-LD\n for qemu-devel@nongnu.org; Thu, 07 May 2026 19:44:20 -0400", "from mail-ot1-x32e.google.com ([2607:f8b0:4864:20::32e])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wL8O9-0000yW-Q5\n for qemu-devel@nongnu.org; Thu, 07 May 2026 19:44:20 -0400", "by mail-ot1-x32e.google.com with SMTP id\n 46e09a7af769-7de4ed0593fso757234a34.1\n for <qemu-devel@nongnu.org>; Thu, 07 May 2026 16:44:17 -0700 (PDT)", "from stoup.attlocal.net ([2600:381:c938:6375:9641:bbb2:a93a:bb4c])\n by smtp.gmail.com with ESMTPSA id\n 46e09a7af769-7e367d8feb1sm84320a34.23.2026.05.07.16.44.15\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 07 May 2026 16:44:16 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1778197456; x=1778802256; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=SLBUgvemDVI7RU2td5O8ML7A96sLCDah7D9rLOrhH9o=;\n b=cRFRs0oua/wqoYxHXWeSPXumPXOC3TWt1N9kqviBa74y44cajn2wPA3sDNKIP4MiP5\n r2eFtypNUY52ZooaXnk5EhgI+DTo3ZukXtlP2fLLfgw0Pc5Bsxz6hjYVEL3S2r0eLBB8\n O2oiAwsTfbfhGEEFW8pRRHcJJA1bhqK+ftrrEGIHoKGC+A4HreEqgIz1q3ay0Nl0rwse\n xU2hNJWoRyRtSQ1yqH57wzLNL2DpunoYw0msVqiTFNIo8+t4FmssC7TjGEKdfqglxDwg\n tgsPyYVXG7orR5xNrvsC2dUpCSV19Qn8smRwSoWe+41hdzYGMEKOfZD0dnc48P+IaZ5I\n aWbQ==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1778197456; x=1778802256;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=SLBUgvemDVI7RU2td5O8ML7A96sLCDah7D9rLOrhH9o=;\n b=qrCZx7BgtatvBKM1ApsPR5NIgUnNnxc6FSak6uzmZJGJ2lnuPxeqLejAocMBUNYGIW\n jr2naDo6dTKlyXOPx4Eg9ax5MkYU+h3LRL8Ye7D076ZA5qzMvB6ssqB7V/pEfEKrBWWJ\n EmdGSL/Slp1y5krTMwReuMsfBf3//madNd4xMgM2lakzgUp7ijrY1RW/QrBFwznCz5UU\n 5CX7NlHhVwmusoQub0hRPCZWiV9JPlgKbOWvNGqDvCz0slP5u/6s/OL2rBBTcsoC6eL5\n GMuWa+wvpIytL0sSVZKAIqbJdKGFp6eHp1wYcFM4caYhepArxjTmK2U4MRZKgjrSMBR2\n 4j8A==", "X-Gm-Message-State": "AOJu0Yx0q406JNLpQTKUq/TEpTgjadc1KsDVBelFwRv/TFCQQicEiu3L\n rR/Q31DDYAXph7a6mW/Z7ZrMGmlLgUFfNTu4yeHajZ62tnQJFq2Q/I4CWhggvgemuphErZdksm6\n 19OYP", "X-Gm-Gg": "AeBDievZgHe/5GPhz6PqFNBJjNGWTfHQGurdCGgzThymRUBwnhSRq6UV2rgeXwMKaWc\n rKM5olexttQkRpxMmDTyHj8GsUXukfd9FsYg0yoB0wk4Kf2uhXXzkpSJesANOEl24gzUeTmAuvC\n wE+h8xpc/mCFiisd/YqVFzp/JCue/qOkTWwdhHh34AHYVFX1kjaCDHUnX1aNHIu9+HMQMtLrehp\n wAWtLKm10kbSKhbXHpL8MdTH+4GfN/0BIY4CZR8vsEcKtMNTWbTWXZhU1ul43LlgEfGuNYmHInA\n 0kUEKS0ZpuCmBNPJur2ogzi/SXah/OFEhZutCJiOFuAkWZ0TR3lNrHxIkjteoetdCxnv1SL2+Sg\n oRsCInhulaNp66rmDn8y9AuPXmobIKrz0Txwil8TphmnYwXNnR7z9ClqWb6b55/c1p8VjT2IBOM\n KIlAHoKEoH8M/fwTwSl90I1YIV3ZpJX8UlobwwL3LGy/TEhBuzkiwMe/8y", "X-Received": "by 2002:a05:6830:81c7:b0:7d7:51af:4aa1 with SMTP id\n 46e09a7af769-7e1defeb3a5mr6520339a34.18.1778197456507;\n Thu, 07 May 2026 16:44:16 -0700 (PDT)", "From": "Richard Henderson <richard.henderson@linaro.org>", "To": "qemu-devel@nongnu.org", "Cc": "qemu-arm@nongnu.org", "Subject": "[PATCH v4 01/60] target/arm: Implement ID_AA64ISAR3", "Date": "Thu, 7 May 2026 18:43:14 -0500", "Message-ID": "<20260507234413.643512-2-richard.henderson@linaro.org>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260507234413.643512-1-richard.henderson@linaro.org>", "References": "<20260507234413.643512-1-richard.henderson@linaro.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2607:f8b0:4864:20::32e;\n envelope-from=richard.henderson@linaro.org; helo=mail-ot1-x32e.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Signed-off-by: Richard Henderson <richard.henderson@linaro.org>\n---\n target/arm/cpu-features.h | 9 +++++++++\n target/arm/helper.c | 8 ++++++--\n target/arm/cpu-sysregs.h.inc | 1 +\n 3 files changed, 16 insertions(+), 2 deletions(-)", "diff": "diff --git a/target/arm/cpu-features.h b/target/arm/cpu-features.h\nindex 88fe3ed287..252044b057 100644\n--- a/target/arm/cpu-features.h\n+++ b/target/arm/cpu-features.h\n@@ -244,6 +244,15 @@ FIELD(ID_AA64ISAR2, CSSC, 52, 4)\n FIELD(ID_AA64ISAR2, LUT, 56, 4)\n FIELD(ID_AA64ISAR2, ATS1A, 60, 4)\n \n+FIELD(ID_AA64ISAR3, CPA, 0, 4)\n+FIELD(ID_AA64ISAR3, FAMINMAX, 4, 4)\n+FIELD(ID_AA64ISAR3, TLBIW, 8, 4)\n+FIELD(ID_AA64ISAR3, PACM, 12, 4)\n+FIELD(ID_AA64ISAR3, LSFE, 16, 4)\n+FIELD(ID_AA64ISAR3, OCCMO, 20, 4)\n+FIELD(ID_AA64ISAR3, LSUI, 24, 4)\n+FIELD(ID_AA64ISAR3, FPRCVT, 28, 4)\n+\n FIELD(ID_AA64PFR0, EL0, 0, 4)\n FIELD(ID_AA64PFR0, EL1, 4, 4)\n FIELD(ID_AA64PFR0, EL2, 8, 4)\ndiff --git a/target/arm/helper.c b/target/arm/helper.c\nindex 7e7677a584..66813bb298 100644\n--- a/target/arm/helper.c\n+++ b/target/arm/helper.c\n@@ -6498,11 +6498,11 @@ void register_cp_regs_for_features(ARMCPU *cpu)\n .access = PL1_R, .type = ARM_CP_CONST,\n .accessfn = access_tid3,\n .resetvalue = GET_IDREG(isar, ID_AA64ISAR2)},\n- { .name = \"ID_AA64ISAR3_EL1_RESERVED\", .state = ARM_CP_STATE_AA64,\n+ { .name = \"ID_AA64ISAR3_EL1\", .state = ARM_CP_STATE_AA64,\n .opc0 = 3, .opc1 = 0, .crn = 0, .crm = 6, .opc2 = 3,\n .access = PL1_R, .type = ARM_CP_CONST,\n .accessfn = access_tid3,\n- .resetvalue = 0 },\n+ .resetvalue = GET_IDREG(isar, ID_AA64ISAR3) },\n { .name = \"ID_AA64ISAR4_EL1_RESERVED\", .state = ARM_CP_STATE_AA64,\n .opc0 = 3, .opc1 = 0, .crn = 0, .crm = 6, .opc2 = 4,\n .access = PL1_R, .type = ARM_CP_CONST,\n@@ -6731,6 +6731,10 @@ void register_cp_regs_for_features(ARMCPU *cpu)\n R_ID_AA64ISAR2_BC_MASK |\n R_ID_AA64ISAR2_RPRFM_MASK |\n R_ID_AA64ISAR2_CSSC_MASK },\n+ { .name = \"ID_AA64ISAR3_EL1\",\n+ .exported_bits = R_ID_AA64ISAR3_FAMINMAX_MASK |\n+ R_ID_AA64ISAR3_LSFE_MASK |\n+ R_ID_AA64ISAR3_FPRCVT_MASK },\n { .name = \"ID_AA64ISAR*_EL1_RESERVED\",\n .is_glob = true },\n };\ndiff --git a/target/arm/cpu-sysregs.h.inc b/target/arm/cpu-sysregs.h.inc\nindex 3d1ed40f04..b99579f773 100644\n--- a/target/arm/cpu-sysregs.h.inc\n+++ b/target/arm/cpu-sysregs.h.inc\n@@ -10,6 +10,7 @@ DEF(ID_AA64AFR1_EL1, 3, 0, 0, 5, 5)\n DEF(ID_AA64ISAR0_EL1, 3, 0, 0, 6, 0)\n DEF(ID_AA64ISAR1_EL1, 3, 0, 0, 6, 1)\n DEF(ID_AA64ISAR2_EL1, 3, 0, 0, 6, 2)\n+DEF(ID_AA64ISAR3_EL1, 3, 0, 0, 6, 3)\n DEF(ID_AA64MMFR0_EL1, 3, 0, 0, 7, 0)\n DEF(ID_AA64MMFR1_EL1, 3, 0, 0, 7, 1)\n DEF(ID_AA64MMFR2_EL1, 3, 0, 0, 7, 2)\n", "prefixes": [ "v4", "01/60" ] }