Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.2/patches/2234616/?format=api
{ "id": 2234616, "url": "http://patchwork.ozlabs.org/api/1.2/patches/2234616/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507221717.486023-16-richard.henderson@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.2/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260507221717.486023-16-richard.henderson@linaro.org>", "list_archive_url": null, "date": "2026-05-07T22:17:14", "name": "[15/18] fpu: Use get_default_nan_mode everywhere", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "7ba36816dab5b6611fd242396f6093e1eacaf4de", "submitter": { "id": 72104, "url": "http://patchwork.ozlabs.org/api/1.2/people/72104/?format=api", "name": "Richard Henderson", "email": "richard.henderson@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507221717.486023-16-richard.henderson@linaro.org/mbox/", "series": [ { "id": 503289, "url": "http://patchwork.ozlabs.org/api/1.2/series/503289/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=503289", "date": "2026-05-07T22:16:59", "name": "fpu: Compress float_status", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/503289/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2234616/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2234616/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=kWZwj28S;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4gBRVZ2rmYz1yCg\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 08 May 2026 08:19:02 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wL72O-0000u4-IC; Thu, 07 May 2026 18:17:44 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wL72N-0000tm-Lw\n for qemu-devel@nongnu.org; Thu, 07 May 2026 18:17:43 -0400", "from mail-oa1-x35.google.com ([2001:4860:4864:20::35])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wL72K-0003Fe-Ir\n for qemu-devel@nongnu.org; Thu, 07 May 2026 18:17:43 -0400", "by mail-oa1-x35.google.com with SMTP id\n 586e51a60fabf-435428c81a3so468273fac.1\n for <qemu-devel@nongnu.org>; Thu, 07 May 2026 15:17:40 -0700 (PDT)", "from stoup.attlocal.net ([2600:381:c938:6375:9641:bbb2:a93a:bb4c])\n by smtp.gmail.com with ESMTPSA id\n 586e51a60fabf-435573e7254sm45037fac.14.2026.05.07.15.17.37\n for <qemu-devel@nongnu.org>\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 07 May 2026 15:17:38 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1778192258; x=1778797058; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:to:from:from:to:cc:subject:date:message-id\n :reply-to; bh=xPhav+rZ0D3mHeKIb/ZgfInrRVs0ZlagVufHC+pW9rQ=;\n b=kWZwj28SodhextP1iahfB57oEMOJM4DYreYMIR3wiJxzSENvlOnfPXyomrb3g3ukWf\n MUUpr4lTNG3SSwTrMpws8nt2s2n0l8B9I7/Gil/AwkhBmdkYl2d/DaGyzBNpCXy4/SLV\n G82YfbfqdhBQlLxmREA3T2oJr+bRv8Or5Va8heItGFwpppJg7K9LpZR3EoQBHHb4+2uE\n sLcjqvH3uSsWJC/OlQkSd4ksKdCPQND91orDkza75j94veAv6G+x3pUOnxGgkqDQnb8F\n ZXo9PWQXbpXSmADCr/w79wLLF+aBweHeYp1ErEeGVp85CbHoChDJV2LyC6m2S8KjVfPV\n yXjQ==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1778192258; x=1778797058;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:to:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=xPhav+rZ0D3mHeKIb/ZgfInrRVs0ZlagVufHC+pW9rQ=;\n b=B8Eb/0JWDUGx/5lCgk26xMcM5XNEINKOz7H/zGzEZUTdQhJzfSHpSXDNzfCnC7JLQ9\n N9BR421UjiKMexobbBUtjRvLWUtXLBCAIGu76eBHluRGORR5AEQjDBcF0tXfyeaeFmCV\n xZy8bLBtG0sYk18PKHlHO5AYVPDycgiVO4v3DvgJsTD2jouJo1TlAMUAlE9ch8bm0ez2\n yxEdaXQAD3+kVUGxJMrdPO8Zfuq0Esfj6y6nplN3hegOXBrVuWf0hdwPaReteRbH2tRj\n QOoV3CPb2R38Dj7UBEGij4QCQ8InW2Uz6nsecavEps9nZsAKEqAl4YqVlmRht35eUYYQ\n 21Dw==", "X-Gm-Message-State": "AOJu0YzHu/jnjKsqwXOmbQtY4Ve/0jSlALy9s75gukSZvJjIWDzLPFOu\n gXsADq8LXKJU0n9/lr+w8o7V+eesbo8KgymirqSLR+j2q7goFrOOdXZRtZUZkLi+EH6X/p1zUjx\n EdRVg", "X-Gm-Gg": "Acq92OGkgA8SPaACMmlKezN7aOoUS0/XvbIYD0PCoUuBUMaDGpcwFU2p9jaTyogzrfr\n 4UMLxPr/DymCuFbfzkjUGR7/QRv403qBtYhZGVZKOdP7EmGIZtpzKUUqFvJ6STL9edS6ngRl0Fa\n LS4BpgdnPw7nrKVYexJ3g+raJ5zuKpmhg9yzk75u+ngmKX4pvEB5/ktS4HYXhZQBvhDXqmS4++J\n QOcBDEIOO9IX7r5ECX/nfSnxcZYn4yxFn68BWaYdcgqzgpmjcH052M1N1K50Vch66aUeBKyiEYx\n hfXAnwi4jgEcS782woHgAZrHye8tC0F+kIJbZGhLhvHcfa6uEfKMonf13Aq6Te1ncCfLoJieYpi\n WVinUVph81FF9vdwIfvFu9kIa5dYLs6gUzrM+XtYNCEBYvHTIXTxBKLe2a3e7CXY7sTHhT9HDcH\n QVZBiVZ7pXjHThfiqZSTqtM7y4mNvd/pSUYNi0dt21V50vPo246Z7oMA9o", "X-Received": "by 2002:a05:6870:2315:b0:42f:dd2e:e41e with SMTP id\n 586e51a60fabf-43556d0d6f1mr118670fac.17.1778192258336;\n Thu, 07 May 2026 15:17:38 -0700 (PDT)", "From": "Richard Henderson <richard.henderson@linaro.org>", "To": "qemu-devel@nongnu.org", "Subject": "[PATCH 15/18] fpu: Use get_default_nan_mode everywhere", "Date": "Thu, 7 May 2026 17:17:14 -0500", "Message-ID": "<20260507221717.486023-16-richard.henderson@linaro.org>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260507221717.486023-1-richard.henderson@linaro.org>", "References": "<20260507221717.486023-1-richard.henderson@linaro.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2001:4860:4864:20::35;\n envelope-from=richard.henderson@linaro.org; helo=mail-oa1-x35.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Signed-off-by: Richard Henderson <richard.henderson@linaro.org>\n---\n target/arm/tcg/helper-a64.c | 12 ++++++------\n target/arm/tcg/vfp_helper.c | 24 ++++++++++++------------\n target/m68k/softfloat.c | 2 +-\n fpu/softfloat-parts.c.inc | 8 ++++----\n 4 files changed, 23 insertions(+), 23 deletions(-)", "diff": "diff --git a/target/arm/tcg/helper-a64.c b/target/arm/tcg/helper-a64.c\nindex dd1f9c6dc6..6505ee3c94 100644\n--- a/target/arm/tcg/helper-a64.c\n+++ b/target/arm/tcg/helper-a64.c\n@@ -273,11 +273,11 @@ uint32_t HELPER(frecpx_f16)(uint32_t a, float_status *fpst)\n float16 nan = a;\n if (float16_is_signaling_nan(a, fpst)) {\n float_raise(float_flag_invalid, fpst);\n- if (!fpst->default_nan_mode) {\n+ if (!get_default_nan_mode(fpst)) {\n nan = float16_silence_nan(a, fpst);\n }\n }\n- if (fpst->default_nan_mode) {\n+ if (get_default_nan_mode(fpst)) {\n nan = float16_default_nan(fpst);\n }\n return nan;\n@@ -305,11 +305,11 @@ float32 HELPER(frecpx_f32)(float32 a, float_status *fpst)\n float32 nan = a;\n if (float32_is_signaling_nan(a, fpst)) {\n float_raise(float_flag_invalid, fpst);\n- if (!fpst->default_nan_mode) {\n+ if (!get_default_nan_mode(fpst)) {\n nan = float32_silence_nan(a, fpst);\n }\n }\n- if (fpst->default_nan_mode) {\n+ if (get_default_nan_mode(fpst)) {\n nan = float32_default_nan(fpst);\n }\n return nan;\n@@ -337,11 +337,11 @@ float64 HELPER(frecpx_f64)(float64 a, float_status *fpst)\n float64 nan = a;\n if (float64_is_signaling_nan(a, fpst)) {\n float_raise(float_flag_invalid, fpst);\n- if (!fpst->default_nan_mode) {\n+ if (!get_default_nan_mode(fpst)) {\n nan = float64_silence_nan(a, fpst);\n }\n }\n- if (fpst->default_nan_mode) {\n+ if (get_default_nan_mode(fpst)) {\n nan = float64_default_nan(fpst);\n }\n return nan;\ndiff --git a/target/arm/tcg/vfp_helper.c b/target/arm/tcg/vfp_helper.c\nindex 495ce8a329..8d3f6e3a2e 100644\n--- a/target/arm/tcg/vfp_helper.c\n+++ b/target/arm/tcg/vfp_helper.c\n@@ -690,11 +690,11 @@ uint32_t HELPER(recpe_f16)(uint32_t input, float_status *fpst)\n float16 nan = f16;\n if (float16_is_signaling_nan(f16, fpst)) {\n float_raise(float_flag_invalid, fpst);\n- if (!fpst->default_nan_mode) {\n+ if (!get_default_nan_mode(fpst)) {\n nan = float16_silence_nan(f16, fpst);\n }\n }\n- if (fpst->default_nan_mode) {\n+ if (get_default_nan_mode(fpst)) {\n nan = float16_default_nan(fpst);\n }\n return nan;\n@@ -743,11 +743,11 @@ static float32 do_recpe_f32(float32 input, float_status *fpst, bool rpres)\n float32 nan = f32;\n if (float32_is_signaling_nan(f32, fpst)) {\n float_raise(float_flag_invalid, fpst);\n- if (!fpst->default_nan_mode) {\n+ if (!get_default_nan_mode(fpst)) {\n nan = float32_silence_nan(f32, fpst);\n }\n }\n- if (fpst->default_nan_mode) {\n+ if (get_default_nan_mode(fpst)) {\n nan = float32_default_nan(fpst);\n }\n return nan;\n@@ -802,11 +802,11 @@ float64 HELPER(recpe_f64)(float64 input, float_status *fpst)\n float64 nan = f64;\n if (float64_is_signaling_nan(f64, fpst)) {\n float_raise(float_flag_invalid, fpst);\n- if (!fpst->default_nan_mode) {\n+ if (!get_default_nan_mode(fpst)) {\n nan = float64_silence_nan(f64, fpst);\n }\n }\n- if (fpst->default_nan_mode) {\n+ if (get_default_nan_mode(fpst)) {\n nan = float64_default_nan(fpst);\n }\n return nan;\n@@ -945,11 +945,11 @@ uint32_t HELPER(rsqrte_f16)(uint32_t input, float_status *s)\n float16 nan = f16;\n if (float16_is_signaling_nan(f16, s)) {\n float_raise(float_flag_invalid, s);\n- if (!s->default_nan_mode) {\n+ if (!get_default_nan_mode(s)) {\n nan = float16_silence_nan(f16, s);\n }\n }\n- if (s->default_nan_mode) {\n+ if (get_default_nan_mode(s)) {\n nan = float16_default_nan(s);\n }\n return nan;\n@@ -994,11 +994,11 @@ static float32 do_rsqrte_f32(float32 input, float_status *s, bool rpres)\n float32 nan = f32;\n if (float32_is_signaling_nan(f32, s)) {\n float_raise(float_flag_invalid, s);\n- if (!s->default_nan_mode) {\n+ if (!get_default_nan_mode(s)) {\n nan = float32_silence_nan(f32, s);\n }\n }\n- if (s->default_nan_mode) {\n+ if (get_default_nan_mode(s)) {\n nan = float32_default_nan(s);\n }\n return nan;\n@@ -1056,11 +1056,11 @@ float64 HELPER(rsqrte_f64)(float64 input, float_status *s)\n float64 nan = f64;\n if (float64_is_signaling_nan(f64, s)) {\n float_raise(float_flag_invalid, s);\n- if (!s->default_nan_mode) {\n+ if (!get_default_nan_mode(s)) {\n nan = float64_silence_nan(f64, s);\n }\n }\n- if (s->default_nan_mode) {\n+ if (get_default_nan_mode(s)) {\n nan = float64_default_nan(s);\n }\n return nan;\ndiff --git a/target/m68k/softfloat.c b/target/m68k/softfloat.c\nindex f5d683bcc5..99c2dcbe8c 100644\n--- a/target/m68k/softfloat.c\n+++ b/target/m68k/softfloat.c\n@@ -35,7 +35,7 @@ static floatx80 propagateFloatx80NaNOneArg(floatx80 a, float_status *status)\n a = floatx80_silence_nan(a, status);\n }\n \n- if (status->default_nan_mode) {\n+ if (get_default_nan_mode(status)) {\n return floatx80_default_nan(status);\n }\n \ndiff --git a/fpu/softfloat-parts.c.inc b/fpu/softfloat-parts.c.inc\nindex c6a3ba9a22..5598c8b44a 100644\n--- a/fpu/softfloat-parts.c.inc\n+++ b/fpu/softfloat-parts.c.inc\n@@ -20,14 +20,14 @@ FloatPartsN partsN(return_nan)(const FloatPartsN *a, float_status *s)\n switch (a->cls) {\n case float_class_snan:\n float_raise(float_flag_invalid | float_flag_invalid_snan, s);\n- if (s->default_nan_mode) {\n+ if (get_default_nan_mode(s)) {\n return partsN(default_nan)(s);\n } else {\n return partsN(silence_nan)(a, s);\n }\n break;\n case float_class_qnan:\n- if (s->default_nan_mode) {\n+ if (get_default_nan_mode(s)) {\n return partsN(default_nan)(s);\n }\n break;\n@@ -49,7 +49,7 @@ FloatPartsN partsN(pick_nan)(const FloatPartsN *a, const FloatPartsN *b,\n have_snan = true;\n }\n \n- if (s->default_nan_mode) {\n+ if (get_default_nan_mode(s)) {\n return partsN(default_nan)(s);\n }\n \n@@ -134,7 +134,7 @@ static FloatPartsN partsN(pick_nan_muladd)(const FloatPartsN *a,\n float_raise(float_flag_invalid | float_flag_invalid_imz, s);\n }\n \n- if (s->default_nan_mode) {\n+ if (get_default_nan_mode(s)) {\n /*\n * We guarantee not to require the target to tell us how to\n * pick a NaN if we're always returning the default NaN.\n", "prefixes": [ "15/18" ] }