Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.2/patches/2234537/?format=api
{ "id": 2234537, "url": "http://patchwork.ozlabs.org/api/1.2/patches/2234537/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260508-shikra-pinctrl-v3-1-771144cdc411@oss.qualcomm.com/", "project": { "id": 42, "url": "http://patchwork.ozlabs.org/api/1.2/projects/42/?format=api", "name": "Linux GPIO development", "link_name": "linux-gpio", "list_id": "linux-gpio.vger.kernel.org", "list_email": "linux-gpio@vger.kernel.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260508-shikra-pinctrl-v3-1-771144cdc411@oss.qualcomm.com>", "list_archive_url": null, "date": "2026-05-07T19:22:00", "name": "[v3,1/2] dt-bindings: pinctrl: qcom: Document Shikra Top Level Mode Multiplexer", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "b4630f3bd9dc16a5900057ad1a43508a0f5dac83", "submitter": { "id": 93282, "url": "http://patchwork.ozlabs.org/api/1.2/people/93282/?format=api", "name": "Komal Bajaj", "email": "komal.bajaj@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260508-shikra-pinctrl-v3-1-771144cdc411@oss.qualcomm.com/mbox/", "series": [ { "id": 503254, "url": "http://patchwork.ozlabs.org/api/1.2/series/503254/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=503254", "date": "2026-05-07T19:21:59", "name": "pinctrl: qcom: Add support for Qualcomm Shikra SoC", "version": 3, "mbox": "http://patchwork.ozlabs.org/series/503254/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2234537/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2234537/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-gpio+bounces-36408-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-gpio@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=QFkhuJ0O;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=dIhV5zuN;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-gpio+bounces-36408-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"QFkhuJ0O\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"dIhV5zuN\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.168.131", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com" ], "Received": [ "from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4gBMbR2hqZz1y04\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 08 May 2026 05:22:59 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 97E7D304DA1C\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 7 May 2026 19:22:29 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 083BD47DF98;\n\tThu, 7 May 2026 19:22:22 +0000 (UTC)", "from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com\n [205.220.168.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id CBABF3E92AC\n\tfor <linux-gpio@vger.kernel.org>; Thu, 7 May 2026 19:22:19 +0000 (UTC)", "from pps.filterd (m0279864.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 647HKGl91971721\n\tfor <linux-gpio@vger.kernel.org>; Thu, 7 May 2026 19:22:19 GMT", "from mail-pl1-f197.google.com (mail-pl1-f197.google.com\n [209.85.214.197])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e0tej9snw-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor <linux-gpio@vger.kernel.org>; Thu, 07 May 2026 19:22:19 +0000 (GMT)", "by mail-pl1-f197.google.com with SMTP id\n d9443c01a7336-2b2eba42b8dso14120615ad.0\n for <linux-gpio@vger.kernel.org>;\n Thu, 07 May 2026 12:22:19 -0700 (PDT)", "from [10.213.101.118] ([202.46.23.25])\n by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2bae7874767sm6012535ad.72.2026.05.07.12.22.13\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 07 May 2026 12:22:17 -0700 (PDT)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1778181741; cv=none;\n b=eS5NX0x/OTqKwXwDqXahs5wH8SfRmJU7UFUJzPd306xKSdZB3+rs09eSoIZmqXnyafYRhW9LbaKMR7/ccY6hQ9PJrHDxDsV6WU7+wWyVLqwXua/4evEeuRcwWgK+GvL+pqK9UFiQd/wvlTyFXpOLIev4toVQJk8y23Va2/3Pp30=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1778181741; c=relaxed/simple;\n\tbh=jvyJCe0RN8MCcynlAWEz42sn7roJV11eMx4pxGp1l2E=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:\n\t In-Reply-To:To:Cc;\n b=omufZAcI3hs1ETxmLE7nF262rDMJAaVJTt+Y34f/xwCplhrO3i1k0+yo+8gxhYm8/tNP+qVijwWuudbmlmN9dv1osQycfpfwC/FGPMVUmVfcMtE9Hwi8spuf4vw9WycqbnNQOwYfgBbyuhMd4Kg6uHFeg19VRvKXjE0zHjgJPfs=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=QFkhuJ0O;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=dIhV5zuN; arc=none smtp.client-ip=205.220.168.131", "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:content-type:date:from:in-reply-to\n\t:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=\n\tYhLEBhs95oU5wNJOrtgYV7oafT0Q2U0L+BmVD6j5Hy8=; b=QFkhuJ0OeUIUMPyt\n\tUGFMIiDGQ4W3iggEOm8OmRhMYuJyge+2KxH9CWK1XZ9Iv0aMqpSHg4ZJIdzD7OJY\n\tNJZDS5L3WC5JhwBlFIrSbPzpm6RJiHtbsn1Id6qe9nUFhBoICoixbIptHPNaonMc\n\t56Bp7afpF4Zjtf5PUKSDViCvE88geejTn9bSGmu40ERKr93l/emOACqP4IB0HT94\n\ts2b9eYFYhAqowkgajJptQVrOXYNEJ1/UwSSAF8NNlg/1iPiiy/ZdhQEcAdH9Pzbx\n\tm8CkIVIwQOaHhtAPjouE32j4Fopbw9ToDA+0IHH19+LVftc4rcN0QnGWH0PYL8OM\n\tw/SRtw==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1778181739; x=1778786539;\n darn=vger.kernel.org;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:from:to:cc:subject:date:message-id\n :reply-to;\n bh=YhLEBhs95oU5wNJOrtgYV7oafT0Q2U0L+BmVD6j5Hy8=;\n b=dIhV5zuNwrg6cZUqxQPlrV2y+2cQjMe0miCsIS1J3wsm5NCG6uShh8brlVHlpWcXm5\n 76Vz6hgYSXsRuo4vG/xzGFh9AYyVe4eYkR3/yPQv4HqoA3b4In7OFe69JLwmibwBHaEN\n xLxPB6NopdYqyGgP8Jul8pxgvgtzCYES1cEQCrvDb/nOiAKm68SKtpYKLl+XKsEokTOt\n vSt/RVx8z66LxmDy7ktdDlFExgIYOenUNjugfZA7HV8M8Zln/8laKtaxqZvQ0a/BPKmB\n YoYSie+AgLKO4LJs1EPcuZ9C/b7P/KewQJH2lk4Ew+UKxnAjCdrYdIqZLb8FSflsXBaG\n l2fA==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1778181739; x=1778786539;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=YhLEBhs95oU5wNJOrtgYV7oafT0Q2U0L+BmVD6j5Hy8=;\n b=nTEcr4/8iGQT332y/vGQxffCeKQ+KIRDSrs2+EE0vz91UhF7DTlFAv0ruUu4pKoxv+\n GitJrhH6t8KsUtol8snfPNftxgU4zd1gzEFAMKRsGTcXGh5tQaNraTjX12mXdTPMS+co\n G/s/U/+oVDB8KcknnpRU12U3kJnIy8YPYbdfOezUhwuwl30sOABOomXVjRXSS2nGaNJx\n P5vgJAmiI5J9maaBYK8ZxsqvTfWL7bw5m/NV4NwKmdkjVNcTpGEnckdGH9aPbPenG0rg\n tn27xQCqnbxL/N+IxQ/msBN4G+NLK+1G1n3BmcLERacB/AJ0lYuxc7AiQHN4Vsa4c9ml\n n5xA==", "X-Forwarded-Encrypted": "i=1;\n AFNElJ+efAh2DsItVWXkBMTI1qCopCAWyioWXZk3RJHyMA/zjww1VIlR0fW1NL1xGSuzHvD87U3QJ7yjWXsy@vger.kernel.org", "X-Gm-Message-State": "AOJu0YxTV7d2yoiW6oNzCc0LDAdoKXaH4m3uThCbEKiBcu/h8JHdSwvz\n\tu14foAkLanBfpOER+WhcmR/UVPIOEMvPD87Rol91NyslmkaGfNaasY9ACvgMhVUAOsjdRr7bPoh\n\tYeytTxDlkKyaB6RN0PeWkfDFOVUBeyiBUcqSN/+/OLpjcSuDY07uWxvBCzwGQ+/fp", "X-Gm-Gg": "Acq92OEaTJFk9ITtKvxc5jgQm3qf2OVuY33bM5wLUx0i9SO5QF7Y0t//xroe1JzIeE5\n\tXl6ETSGSwUgrZb/pGDxGNqjsTpwuaSUSxLD47k9K8kHRrJ4udlUzn8u8UsweTDbMc8N/JIIk97q\n\t+Pu0/o5lPEJetO0k+VIDPspi3kR+4myi55Kz3Aczv9dIUjw4Bey8e5Fjl/uYSV98nwZQje/+7XY\n\tB8o9H7CHVUItQk+pRRzndQbhN2V67YrQ8242lzUsh1vsqHNODsj9EoMS6nWQHu49FgYoifr0jke\n\tR+ev9SI7lWUyrPunM5ByFUop/ur5ND6ohe5EncK8zH12qo3QxwCAk8Ww+BZH/rfdGoBF7yq7RXY\n\tfXVSqfpYh6bKhPisfpy/9e8Yll/TaCwdvb5SS", "X-Received": [ "by 2002:a17:903:1b4f:b0:2b7:88d8:efee with SMTP id\n d9443c01a7336-2ba7a340633mr92494715ad.28.1778181738303;\n Thu, 07 May 2026 12:22:18 -0700 (PDT)", "by 2002:a17:903:1b4f:b0:2b7:88d8:efee with SMTP id\n d9443c01a7336-2ba7a340633mr92494455ad.28.1778181737773;\n Thu, 07 May 2026 12:22:17 -0700 (PDT)" ], "From": "Komal Bajaj <komal.bajaj@oss.qualcomm.com>", "Date": "Fri, 08 May 2026 00:52:00 +0530", "Subject": "[PATCH v3 1/2] dt-bindings: pinctrl: qcom: Document Shikra Top\n Level Mode Multiplexer", "Precedence": "bulk", "X-Mailing-List": "linux-gpio@vger.kernel.org", "List-Id": "<linux-gpio.vger.kernel.org>", "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "7bit", "Message-Id": "<20260508-shikra-pinctrl-v3-1-771144cdc411@oss.qualcomm.com>", "References": "<20260508-shikra-pinctrl-v3-0-771144cdc411@oss.qualcomm.com>", "In-Reply-To": "<20260508-shikra-pinctrl-v3-0-771144cdc411@oss.qualcomm.com>", "To": "Bjorn Andersson <andersson@kernel.org>, Linus Walleij <linusw@kernel.org>,\n Rob Herring <robh@kernel.org>,\n Krzysztof Kozlowski <krzk+dt@kernel.org>,\n Conor Dooley <conor+dt@kernel.org>,\n Richard Cochran <richardcochran@gmail.com>", "Cc": "linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org,\n devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,\n netdev@vger.kernel.org, Komal Bajaj <komal.bajaj@oss.qualcomm.com>,\n Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>", "X-Mailer": "b4 0.14.3", "X-Developer-Signature": "v=1; a=ed25519-sha256; t=1778181728; l=4519;\n i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id;\n bh=jvyJCe0RN8MCcynlAWEz42sn7roJV11eMx4pxGp1l2E=;\n b=Me/o864+36S2EWlBKzGgNBLGitpdPK9s7G6zjHfL7l03B1xlVBUrlrGdLVKlfQjTxV0et/HsC\n RF9S7bNs+00AyJyIpeRf8ZTRW00EL46dnu9GAmBAqznQMNzuDcDDuWC", "X-Developer-Key": "i=komal.bajaj@oss.qualcomm.com; a=ed25519;\n pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU=", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNTA3MDE5NSBTYWx0ZWRfXwqFIRJmjaVsl\n v1cqubCHx4Y+Q6UnKPNib9GHjzukot9BKEbclMprnMvup0YoQ6/XhNkd/pnGwDzM/tkHY3E8wyA\n d6vmZ8j8+yoPnhxBfaump0TXcIvKy4YkRsHj5Jrb2Q9ECl/l6fKCvFuqJh43yUUcqnyXLmyVnd3\n 9U5fyC/4UZgXzoPldNaYgS3DG/e10k+nEPArt9MKlF2lLwDpELW348on2b3CxcPbXeKzgIvaL8P\n wDI3FfvzHe13hXE5sKr4B6H7044H4U2HvwHK6m7OahVlbNP3RKlSgDDjXb4YtDGmQTNXBRcYvOF\n pog1jqb05aV+rTVg//k3uG0s/lZ8goljLEU9Qec5P2imdaf0xnTsnDJUBEZguJufUeGGrEcuog8\n szpgBAiHJfjKla7uNvVmUVzvvLGtqizgYtfRhVknyB2t1rdvQi+ULeVEcrV4P1IVarY+XaWI9ae\n iYRlXRmB9sr2cwgG0Bw==", "X-Proofpoint-GUID": "4IdSV8gAxWiiaTZumGomCa4QKNwWVJeN", "X-Authority-Analysis": "v=2.4 cv=VNbtWdPX c=1 sm=1 tr=0 ts=69fce66b cx=c_pps\n a=cmESyDAEBpBGqyK7t0alAg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17\n a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10\n a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22\n a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=bT5XQOCXPleopHcqzpYA:9 a=QEXdDO2ut3YA:10\n a=1OuFwYUASf3TG4hYMiVC:22 a=sptkURWiP4Gy88Gu7hUp:22", "X-Proofpoint-ORIG-GUID": "4IdSV8gAxWiiaTZumGomCa4QKNwWVJeN", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-05-07_02,2026-05-06_01,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n clxscore=1015 spamscore=0 impostorscore=0 priorityscore=1501 malwarescore=0\n bulkscore=0 lowpriorityscore=0 phishscore=0 suspectscore=0 adultscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2605070195" }, "content": "Add a DeviceTree binding to describe the TLMM block on Qualcomm's\nShikra SoC.\n\nReviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>\nSigned-off-by: Komal Bajaj <komal.bajaj@oss.qualcomm.com>\n---\n .../bindings/pinctrl/qcom,shikra-tlmm.yaml | 123 +++++++++++++++++++++\n 1 file changed, 123 insertions(+)", "diff": "diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,shikra-tlmm.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,shikra-tlmm.yaml\nnew file mode 100644\nindex 000000000000..411c402f9044\n--- /dev/null\n+++ b/Documentation/devicetree/bindings/pinctrl/qcom,shikra-tlmm.yaml\n@@ -0,0 +1,123 @@\n+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)\n+%YAML 1.2\n+---\n+$id: http://devicetree.org/schemas/pinctrl/qcom,shikra-tlmm.yaml#\n+$schema: http://devicetree.org/meta-schemas/core.yaml#\n+\n+title: Qualcomm Technologies, Inc. Shikra TLMM block\n+\n+maintainers:\n+ - Komal Bajaj <komal.bajaj@oss.qualcomm.com>\n+\n+description: |\n+ Top Level Mode Multiplexer pin controller in Qualcomm Shikra SoC.\n+\n+allOf:\n+ - $ref: /schemas/pinctrl/qcom,tlmm-common.yaml#\n+\n+properties:\n+ compatible:\n+ const: qcom,shikra-tlmm\n+\n+ reg:\n+ maxItems: 1\n+\n+ interrupts:\n+ maxItems: 1\n+\n+ gpio-reserved-ranges:\n+ minItems: 1\n+ maxItems: 83\n+\n+ gpio-line-names:\n+ maxItems: 166\n+\n+patternProperties:\n+ \"-state$\":\n+ oneOf:\n+ - $ref: \"#/$defs/qcom-shikra-tlmm-state\"\n+ - patternProperties:\n+ \"-pins$\":\n+ $ref: \"#/$defs/qcom-shikra-tlmm-state\"\n+ additionalProperties: false\n+\n+$defs:\n+ qcom-shikra-tlmm-state:\n+ type: object\n+ description:\n+ Pinctrl node's client devices use subnodes for desired pin configuration.\n+ Client device subnodes use below standard properties.\n+ $ref: qcom,tlmm-common.yaml#/$defs/qcom-tlmm-state\n+ unevaluatedProperties: false\n+\n+ properties:\n+ pins:\n+ description:\n+ List of gpio pins affected by the properties specified in this\n+ subnode.\n+ items:\n+ oneOf:\n+ - pattern: \"^gpio([0-9]|[1-9][0-9]|1[0-5][0-9]|16[0-5])$\"\n+ - enum: [ sdc1_rclk, sdc1_clk, sdc1_cmd, sdc1_data,\n+ sdc2_clk, sdc2_cmd, sdc2_data ]\n+ minItems: 1\n+ maxItems: 36\n+\n+ function:\n+ description:\n+ Specify the alternative function to be configured for the specified\n+ pins.\n+\n+ enum: [ gpio, agera_pll, atest_bbrx, atest_char, atest_gpsadc,\n+ atest_tsens, atest_usb, cam_mclk, cci_async, cci_i2c0,\n+ cci_i2c1, cci_timer, char_exec, cri_trng, dac_calib,\n+ dbg_out_clk, ddr_bist, ddr_pxi, dmic, emac_dll, emac_mcg,\n+ emac_phy, emac0_ptp_aux, emac0_ptp_pps, emac1_ptp_aux,\n+ emac1_ptp_pps, ext_mclk, gcc_gp, gsm0_tx, i2s0, i2s1,\n+ i2s2, i2s3, jitter_bist, m_voc, mdp_vsync_e, mdp_vsync_out0,\n+ mdp_vsync_out1, mdp_vsync_p, mdp_vsync_s, mpm_pwr, mss_lte,\n+ nav_gpio, pa_indicator_or, pbs_in, pbs_out, pcie0_clk_req_n,\n+ phase_flag, pll, prng_rosc, pwm, qdss_cti, qup0_se0,\n+ qup0_se1, qup0_se1_01, qup0_se1_23, qup0_se2, qup0_se3_01,\n+ qup0_se3_23, qup0_se4_01, qup0_se4_23, qup0_se5, qup0_se6,\n+ qup0_se7_01, qup0_se7_23, qup0_se8, qup0_se9, qup0_se9_01,\n+ qup0_se9_23, rgmii, sd_write_protect, sdc_cdc, sdc_tb_trig,\n+ ssbi_wtr, swr0_rx, swr0_tx, tgu_ch_trigout, tsc_async,\n+ tsense_pwm, uim1, uim2, unused_adsp, unused_gsm1, usb0_phy_ps,\n+ vfr, vsense_trigger_mirnat, wlan ]\n+\n+ required:\n+ - pins\n+\n+required:\n+ - compatible\n+ - reg\n+\n+unevaluatedProperties: false\n+\n+examples:\n+ - |\n+ #include <dt-bindings/interrupt-controller/arm-gic.h>\n+\n+ tlmm: pinctrl@500000 {\n+ compatible = \"qcom,shikra-tlmm\";\n+ reg = <0x00500000 0x800000>;\n+\n+ interrupts = <GIC_SPI 227 IRQ_TYPE_LEVEL_HIGH>;\n+\n+ gpio-controller;\n+ #gpio-cells = <2>;\n+\n+ interrupt-controller;\n+ #interrupt-cells = <2>;\n+\n+ gpio-ranges = <&tlmm 0 0 166>;\n+\n+ qup-uart0-default-state {\n+ pins = \"gpio0\", \"gpio1\";\n+ function = \"qup0_se1\";\n+ drive-strength = <2>;\n+ bias-disable;\n+ };\n+ };\n+...\n", "prefixes": [ "v3", "1/2" ] }