Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.2/patches/2233061/?format=api
{ "id": 2233061, "url": "http://patchwork.ozlabs.org/api/1.2/patches/2233061/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260505154410.230969-3-alexander.hansen@9elements.com/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.2/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260505154410.230969-3-alexander.hansen@9elements.com>", "list_archive_url": null, "date": "2026-05-05T15:42:56", "name": "[v2,2/4] hw/sensor: support MAX11615", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "330476ed3be18c4eeecffc2d91ac1d50fa8f2e9a", "submitter": { "id": 87518, "url": "http://patchwork.ozlabs.org/api/1.2/people/87518/?format=api", "name": "Alexander Hansen", "email": "alexander.hansen@9elements.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260505154410.230969-3-alexander.hansen@9elements.com/mbox/", "series": [ { "id": 502857, "url": "http://patchwork.ozlabs.org/api/1.2/series/502857/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=502857", "date": "2026-05-05T15:42:54", "name": "initial support for yosemite v4", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/502857/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2233061/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2233061/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n secure) header.d=9elements.com header.i=@9elements.com header.a=rsa-sha256\n header.s=google header.b=V3NvrB0D;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g92sd04K7z1yJx\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 06 May 2026 01:45:41 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wKHxa-00087T-B5; Tue, 05 May 2026 11:45:22 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <alexander.hansen@9elements.com>)\n id 1wKHxJ-0007pe-9B\n for qemu-devel@nongnu.org; Tue, 05 May 2026 11:45:05 -0400", "from mail-wm1-x332.google.com ([2a00:1450:4864:20::332])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <alexander.hansen@9elements.com>)\n id 1wKHxF-0002fm-3v\n for qemu-devel@nongnu.org; Tue, 05 May 2026 11:45:04 -0400", "by mail-wm1-x332.google.com with SMTP id\n 5b1f17b1804b1-488a14c31eeso41334745e9.0\n for <qemu-devel@nongnu.org>; Tue, 05 May 2026 08:45:00 -0700 (PDT)", "from alexanderarchlinux ([188.111.3.154])\n by smtp.gmail.com with ESMTPSA id\n ffacd0b85a97d-45054b02abbsm5255305f8f.18.2026.05.05.08.44.57\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Tue, 05 May 2026 08:44:58 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=9elements.com; s=google; t=1777995899; x=1778600699; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=wl+T5/Hl4Nz9fenu524zvqWBWL4DMiLm/8b3Btxhv0k=;\n b=V3NvrB0DysQZRUK5uq02+k4Xbx1P3RuhF+h0JZXrYfjiCrE5f2ynIt0skgggJk/P0g\n 7LLwkNycBj4o4Exe+XsWRscO5RBM8fyErzbzqQMJzA9X0IleLAHJ3ihNbJN4UElFxRFe\n vQqtIlv3d6H0LEoZ5g8CWt1hRBWCDjzZX8cefRR1JYavVA/H86cuolvNCAFhYY0Q4L/Y\n 3I59j8/SUeGB0wsElKLCT/uQlUO1j2FYeOVgeO5WJsASfHochzEfW3Fe5WBXrRJBz2tQ\n Mcg9ZzbDM8h2/3zoJkgvokBBZDUT7w8opi3K0CA1RIBjaY3jbY083gg9LfjkMpPtNidp\n B3dA==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777995899; x=1778600699;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=wl+T5/Hl4Nz9fenu524zvqWBWL4DMiLm/8b3Btxhv0k=;\n b=Wl65lTJ7yATv+P7vzkudWL+F1jczXKq+7Oyu9m489rQx6uNuQgfCC6780LHc9U3lR0\n oUqVJaMR5I8JniR4Gdfpwe3+ug+zJ1UGXVc9uio4x2qCISgq5RSoB1+zl6lvnAvqWWhS\n V/nxlbj3eG7JGgRwk9la4sO+0spDxXuDc/vaJObFmdtP4XNcyGYdA07ROxo4Wmg+pGN2\n dVSBN9YAM0s0lBFbJq3oHBXg32IimlIpZjRpKFZcq/pgisq/lXc5cKTG9htB22UAw/Wi\n v3QDFGMKft8rEwyrI9BrosQbsIUGC3drJDr0DAaUfjIDKTwHQqahdCcCg5+1O9WWeMVD\n Q+OQ==", "X-Gm-Message-State": "AOJu0Ywx3GEvMnoUoTNno1l3jpGCkFnRqwL1jS1Mv/zMbVn1XoDPdtkn\n mwipfHX8u48m1H+w6G7dpZgIon5C6nQUOCYc6ylyRISFN3AV8hT0HD2gubDCtaK9jSpqQ7Qd6gL\n MjT3ZnNs=", "X-Gm-Gg": "AeBDiesSANNLytxRdyr+23Ue6J/ytmfTkR9zcuGRVwFgePcKEw8uQ6WLvp/pDs1Yaif\n t1DR+5KlZ20wQ+PVw/psO/Z95jP1TlHMEm9xf78SzbIHvx1p7YgPWzfaNq1KDohxP+DqtiCoWJR\n Yd6MAUeE4ZLBKPR6EUPg3SRNXq1msq68de76EVOAWUIZG7A9F1xWzwslGwpFUd0msYXphH/6B3k\n ZfpJy7iMxEb6xni1E2oUC6X2P70LLUHvu3mP5Io+0K4zYBVuOhNkA5F83GSXhr6KonVUcF24zF0\n Rx8rpwzvzyeC968LVO1LDPmQ9xKoP24L5sZDxCR2GZ+opiMOx5SfkgTclRvWfr0eUtVoxY5swph\n 3DfIZq5aU8OS9qS3EJL0MYuNfYsXtu/OMrDCyUrTGXunJ4P+1NYKbNt5W7mFguRZOQ5YfXuskwn\n pMLFlQD+klOg49BxUZ9509LPLrwgq7noqWnwJ+IgQHLd7EhY20C467F9nYp4Vya4n5yQ==", "X-Received": "by 2002:a05:600c:154b:b0:488:936a:6220 with SMTP id\n 5b1f17b1804b1-48a988a705dmr259592195e9.21.1777995898839;\n Tue, 05 May 2026 08:44:58 -0700 (PDT)", "From": "Alexander Hansen <alexander.hansen@9elements.com>", "To": "qemu-devel@nongnu.org", "Cc": "Alexander Hansen <alexander.hansen@9elements.com>, =?utf-8?q?Philippe_Ma?=\n\t=?utf-8?q?thieu-Daud=C3=A9?= <philmd@linaro.org>,\n Paolo Bonzini <pbonzini@redhat.com>,\n Peter Maydell <peter.maydell@linaro.org>, qemu-arm@nongnu.org", "Subject": "[PATCH v2 2/4] hw/sensor: support MAX11615", "Date": "Tue, 5 May 2026 17:42:56 +0200", "Message-ID": "<20260505154410.230969-3-alexander.hansen@9elements.com>", "X-Mailer": "git-send-email 2.54.0", "In-Reply-To": "<20260505154410.230969-1-alexander.hansen@9elements.com>", "References": "<20260505154410.230969-1-alexander.hansen@9elements.com>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=UTF-8", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2a00:1450:4864:20::332;\n envelope-from=alexander.hansen@9elements.com; helo=mail-wm1-x332.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Product: [1]\nDatasheet: [2]\n\nSensor readings can be provided upon creation of the device. In case no\nreadings are provided the ADC reads a pre-deviced arbitrary value.\n\n```\nroot@yosemite4:~# cat /sys/bus/iio/devices/iio:device2/in_voltage0_raw\n2770\n```\n\ntrace:\n```\nless /tmp/qemu-trace.log | grep -i max116\nmax11615_realize i2c_addr: 0x33\nmax11615_realize i2c_addr: 0x33\nmax11615_event i2c_addr: 0x33, event: 0x01\nmax11615_write_setup i2c_addr: 0x33, data: 0xd2\nmax11615_write_config i2c_addr: 0x33, data: 0x0f\nmax11615_event i2c_addr: 0x33, event: 0x03\nmax11615_event i2c_addr: 0x33, event: 0x01\nmax11615_write_setup i2c_addr: 0x33, data: 0xd2\nmax11615_write_config i2c_addr: 0x33, data: 0x0f\nmax11615_event i2c_addr: 0x33, event: 0x03\nmax11615_event i2c_addr: 0x33, event: 0x01\nmax11615_write_setup i2c_addr: 0x33, data: 0xd2\nmax11615_write_config i2c_addr: 0x33, data: 0x61\nmax11615_event i2c_addr: 0x33, event: 0x03\nmax11615_event i2c_addr: 0x33, event: 0x00\nmax11615_recv i2c_addr: 0x33, reg_addr: 0x00\nmax11615_recv_return i2c_addr: 0x33, returns: 0xfa\nmax11615_recv i2c_addr: 0x33, reg_addr: 0x00\nmax11615_recv_return i2c_addr: 0x33, returns: 0xd2\nmax11615_event i2c_addr: 0x33, event: 0x04\nmax11615_event i2c_addr: 0x33, event: 0x03\n```\n\nReferences:\n[1] https://www.analog.com/en/products/MAX11615.html\n[2] https://www.analog.com/media/en/technical-documentation/data-sheets/MAX11612-MAX11617.pdf\n\nCc: \"Philippe Mathieu-Daudé\" <philmd@linaro.org> (odd fixer:Overall sensors)\nCc: Paolo Bonzini <pbonzini@redhat.com> (maintainer:Kconfig)\nCc: Peter Maydell <peter.maydell@linaro.org> (supporter:ARM TCG CPUs)\nCc: qemu-devel@nongnu.org (open list:All patches CC here)\nCc: qemu-arm@nongnu.org (open list:ARM TCG CPUs)\nSigned-off-by: Alexander Hansen <alexander.hansen@9elements.com>\n---\n hw/arm/Kconfig | 1 +\n hw/sensor/Kconfig | 4 +\n hw/sensor/max11615.c | 202 +++++++++++++++++++++++++++++++++++\n hw/sensor/meson.build | 1 +\n hw/sensor/trace-events | 8 ++\n include/hw/sensor/max11615.h | 20 ++++\n 6 files changed, 236 insertions(+)\n create mode 100644 hw/sensor/max11615.c\n create mode 100644 include/hw/sensor/max11615.h", "diff": "diff --git a/hw/arm/Kconfig b/hw/arm/Kconfig\nindex c62db7e609..decbc8b0d8 100644\n--- a/hw/arm/Kconfig\n+++ b/hw/arm/Kconfig\n@@ -552,6 +552,7 @@ config ASPEED_SOC\n select PMBUS\n select MAX31785\n select MAX31790\n+ select MAX11615\n select FSI_APB2OPB_ASPEED\n select AT24C\n select PCI_EXPRESS\ndiff --git a/hw/sensor/Kconfig b/hw/sensor/Kconfig\nindex ece2f2b167..84eede9d84 100644\n--- a/hw/sensor/Kconfig\n+++ b/hw/sensor/Kconfig\n@@ -47,3 +47,7 @@ config MAX31785\n config MAX31790\n bool\n depends on PMBUS\n+\n+config MAX11615\n+ bool\n+ depends on I2C\ndiff --git a/hw/sensor/max11615.c b/hw/sensor/max11615.c\nnew file mode 100644\nindex 0000000000..7950e00e33\n--- /dev/null\n+++ b/hw/sensor/max11615.c\n@@ -0,0 +1,202 @@\n+/*\n+ * Maxim MAX11615 Low-Power 12 bit ADC\n+ * Models MAX11612,MAX11613,MAX11614,MAX11615,MAX11616,MAX11617\n+ *\n+ * Datasheet:\n+ * https://www.analog.com/media/en/technical-documentation/data-sheets/MAX11612-MAX11617.pdf\n+ *\n+ * Copyright 2026 9elements\n+ *\n+ * SPDX-License-Identifier: GPL-2.0-or-later\n+ */\n+\n+#include \"qemu/osdep.h\"\n+#include \"hw/i2c/i2c.h\"\n+#include \"migration/vmstate.h\"\n+#include \"qapi/error.h\"\n+#include \"qapi/visitor.h\"\n+#include \"qemu/log.h\"\n+#include \"qemu/module.h\"\n+#include \"trace.h\"\n+#include \"hw/sensor/max11615.h\"\n+\n+#define MAX11615_NUM_CHANNELS 8\n+\n+struct MAX11615State {\n+ I2CSlave i2c;\n+\n+ uint16_t channels[MAX11615_NUM_CHANNELS];\n+\n+ /* output buffer */\n+ uint8_t outlen;\n+ uint8_t outbuf[2];\n+\n+ /* selected channel for read/write operation */\n+ uint8_t pointer;\n+};\n+\n+struct MAX11615Class {\n+ I2CSlaveClass parent_class;\n+};\n+\n+OBJECT_DECLARE_TYPE(MAX11615State, MAX11615Class, MAX11615)\n+\n+static void max11615_read(MAX11615State *s)\n+{\n+ /* read an ADC channel, first 4 bits must be high */\n+ uint8_t msb = s->channels[s->pointer] >> 8;\n+ uint8_t lsb = s->channels[s->pointer] & 0xff;\n+ s->outbuf[0] = 0b11110000 | (msb & 0b00001111);\n+ s->outbuf[1] = lsb;\n+}\n+\n+static void max11615_write_config_byte(MAX11615State *s, uint8_t data)\n+{\n+ trace_max11615_write_config(s->i2c.address, data);\n+\n+ uint8_t channelSelect = (data >> 1) & 0b1111;\n+\n+ /* Table 3. Channel Selection (AIN0 ... AIN11) */\n+ if (channelSelect > 11) {\n+ qemu_log_mask(LOG_GUEST_ERROR, \"%s: invalid channel select\", __func__);\n+ channelSelect = 11;\n+ }\n+ s->pointer = channelSelect;\n+}\n+\n+static void max11615_write_setup_byte(MAX11615State *s, uint8_t data)\n+{\n+ trace_max11615_write_setup(s->i2c.address, data);\n+ /* we ignore the setup byte, not implemented */\n+}\n+\n+static int max11615_send(I2CSlave *i2c, uint8_t data)\n+{\n+ MAX11615State *s = MAX11615(i2c);\n+ const uint8_t msb = (data >> 7) & 0b1;\n+\n+ if (msb) {\n+ max11615_write_setup_byte(s, data);\n+ } else {\n+ max11615_write_config_byte(s, data);\n+ }\n+\n+ s->outlen = 0;\n+ return 0;\n+}\n+\n+static uint8_t max11615_recv(I2CSlave *i2c)\n+{\n+ MAX11615State *s = MAX11615(i2c);\n+ trace_max11615_recv(s->i2c.address, s->pointer);\n+\n+ max11615_read(s);\n+\n+ if (s->outlen >= 2) {\n+ qemu_log_mask(LOG_GUEST_ERROR, \"%s: too many bytes read\", __func__);\n+ s->outlen = 0;\n+ }\n+\n+ const uint8_t data = s->outbuf[s->outlen++];\n+\n+ trace_max11615_recv_return(s->i2c.address, data);\n+ return data;\n+}\n+\n+static int max11615_event(I2CSlave *i2c, enum i2c_event event)\n+{\n+ MAX11615State *s = MAX11615(i2c);\n+\n+ trace_max11615_event(s->i2c.address, event);\n+\n+ switch (event) {\n+ case I2C_START_RECV:\n+ s->outlen = 0;\n+ break;\n+ default:\n+ break;\n+ }\n+\n+ return 0;\n+}\n+\n+static const VMStateDescription vmstate_max11615 = {\n+ .name = TYPE_MAX11615,\n+ .version_id = 0,\n+ .minimum_version_id = 0,\n+ .fields = (const VMStateField[]){\n+ VMSTATE_UINT16_ARRAY(channels, MAX11615State, MAX11615_NUM_CHANNELS),\n+ VMSTATE_UINT8(outlen, MAX11615State),\n+ VMSTATE_UINT8_ARRAY(outbuf, MAX11615State, 2),\n+ VMSTATE_UINT8(pointer, MAX11615State),\n+ VMSTATE_I2C_SLAVE(i2c, MAX11615State),\n+ VMSTATE_END_OF_LIST()\n+ }\n+};\n+\n+static void max11615_init(Object *obj)\n+{\n+ /* Nothing to do */\n+}\n+\n+I2CSlave *max11615_init_with_values(I2CBus *bus, uint8_t address,\n+ const uint16_t *init_values, uint32_t init_values_size)\n+{\n+ MAX11615State *s;\n+\n+ s = MAX11615(i2c_slave_new(TYPE_MAX11615, address));\n+\n+ for (int i = 0; i < MAX11615_NUM_CHANNELS && i < init_values_size; i++) {\n+\n+ /* arbitrary value */\n+ uint16_t value = 0b0000101011010010;\n+\n+ if (i < init_values_size) {\n+ value = init_values[i];\n+ }\n+ s->channels[i] = value;\n+ }\n+\n+ i2c_slave_realize_and_unref(I2C_SLAVE(s), bus, &error_abort);\n+\n+ return I2C_SLAVE(s);\n+}\n+\n+static void max11615_realize(DeviceState *dev, Error **errp)\n+{\n+ MAX11615State *s = MAX11615(dev);\n+\n+ trace_max11615_realize(s->i2c.address);\n+\n+ s->pointer = 0;\n+ s->outlen = 0;\n+}\n+\n+static void max11615_class_init(ObjectClass *klass, const void *data)\n+{\n+ DeviceClass *dc = DEVICE_CLASS(klass);\n+ I2CSlaveClass *k = I2C_SLAVE_CLASS(klass);\n+\n+ dc->realize = max11615_realize;\n+ dc->desc = \"Maxim MAX11615 12-bit ADC\";\n+ dc->vmsd = &vmstate_max11615;\n+ k->event = max11615_event;\n+ k->recv = max11615_recv;\n+ k->send = max11615_send;\n+}\n+\n+static const TypeInfo max31790_info = {\n+ .name = TYPE_MAX11615,\n+ .parent = TYPE_I2C_SLAVE,\n+ .instance_size = sizeof(MAX11615State),\n+ .class_size = sizeof(MAX11615Class),\n+ .instance_init = max11615_init,\n+ .class_init = max11615_class_init,\n+};\n+\n+static void max31790_register_types(void)\n+{\n+ type_register_static(&max31790_info);\n+}\n+\n+type_init(max31790_register_types)\ndiff --git a/hw/sensor/meson.build b/hw/sensor/meson.build\nindex 4987c3b253..a1e26604fa 100644\n--- a/hw/sensor/meson.build\n+++ b/hw/sensor/meson.build\n@@ -9,3 +9,4 @@ system_ss.add(when: 'CONFIG_LSM303DLHC_MAG', if_true: files('lsm303dlhc_mag.c'))\n system_ss.add(when: 'CONFIG_ISL_PMBUS_VR', if_true: files('isl_pmbus_vr.c'))\n system_ss.add(when: 'CONFIG_MAX31785', if_true: files('max31785.c'))\n system_ss.add(when: 'CONFIG_MAX31790', if_true: files('max31790.c'))\n+system_ss.add(when: 'CONFIG_MAX11615', if_true: files('max11615.c'))\ndiff --git a/hw/sensor/trace-events b/hw/sensor/trace-events\nindex c15c0a7e93..3fed979e85 100644\n--- a/hw/sensor/trace-events\n+++ b/hw/sensor/trace-events\n@@ -12,3 +12,11 @@ max31790_recv_return(uint8_t i2c_addr, uint8_t data) \"i2c_addr: 0x%02x, returns:\n max31790_event(uint8_t i2c_addr, uint8_t event) \"i2c_addr: 0x%02x, event: 0x%02x\"\n max31790_realize(uint8_t i2c_addr) \"i2c_addr: 0x%02x\"\n max31790_pwm_write(uint8_t i2c_addr, size_t index, uint16_t value) \"i2c_addr: 0x%02x, index: %zu, value: 0x%04x\"\n+\n+# max11615.c\n+max11615_write_setup(uint8_t i2c_addr, uint8_t send) \"i2c_addr: 0x%02x, data: 0x%02x\"\n+max11615_write_config(uint8_t i2c_addr, uint8_t send) \"i2c_addr: 0x%02x, data: 0x%02x\"\n+max11615_recv(uint8_t i2c_addr, uint8_t reg_addr) \"i2c_addr: 0x%02x, reg_addr: 0x%02x\"\n+max11615_recv_return(uint8_t i2c_addr, uint8_t data) \"i2c_addr: 0x%02x, returns: 0x%02x\"\n+max11615_event(uint8_t i2c_addr, uint8_t event) \"i2c_addr: 0x%02x, event: 0x%02x\"\n+max11615_realize(uint8_t i2c_addr) \"i2c_addr: 0x%02x\"\ndiff --git a/include/hw/sensor/max11615.h b/include/hw/sensor/max11615.h\nnew file mode 100644\nindex 0000000000..ccc0c9bc2e\n--- /dev/null\n+++ b/include/hw/sensor/max11615.h\n@@ -0,0 +1,20 @@\n+// SPDX-License-Identifier: GPL-2.0-or-later\n+#ifndef QEMU_MAX11615_H\n+#define QEMU_MAX11615_H\n+\n+#include <stdint.h>\n+#include \"hw/i2c/i2c.h\"\n+\n+#define TYPE_MAX11615 \"max11615\"\n+\n+/*\n+ * Create and realize a MAX11615 ADC with constant caller-supplied readings\n+ * @bus: I2C bus to put it on\n+ * @address: I2C address\n+ * @init_values: array of readings for each ADC channel\n+ * @init_values_size: Size of @init_values, can be less than the number of channels\n+ */\n+I2CSlave *max11615_init_with_values(I2CBus *bus, uint8_t address,\n+ const uint16_t *init_values, uint32_t init_values_size);\n+\n+#endif\n", "prefixes": [ "v2", "2/4" ] }