Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.2/patches/2230200/?format=api
{ "id": 2230200, "url": "http://patchwork.ozlabs.org/api/1.2/patches/2230200/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260429122617.7324-10-ilpo.jarvinen@linux.intel.com/", "project": { "id": 28, "url": "http://patchwork.ozlabs.org/api/1.2/projects/28/?format=api", "name": "Linux PCI development", "link_name": "linux-pci", "list_id": "linux-pci.vger.kernel.org", "list_email": "linux-pci@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260429122617.7324-10-ilpo.jarvinen@linux.intel.com>", "list_archive_url": null, "date": "2026-04-29T12:26:15", "name": "[09/11] PCI: Move pci_resource_alignment() to setup-res.c file", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "bf83103ca81b8ac1f5254a4794727bb26a3f16a7", "submitter": { "id": 83553, "url": "http://patchwork.ozlabs.org/api/1.2/people/83553/?format=api", "name": "Ilpo Järvinen", "email": "ilpo.jarvinen@linux.intel.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260429122617.7324-10-ilpo.jarvinen@linux.intel.com/mbox/", "series": [ { "id": 502050, "url": "http://patchwork.ozlabs.org/api/1.2/series/502050/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/list/?series=502050", "date": "2026-04-29T12:26:06", "name": "PCI: pci_resource_alignment() improvement + cleanups", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/502050/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2230200/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2230200/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-pci+bounces-53394-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-pci@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=iElUlVt2;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.234.253.10; helo=sea.lore.kernel.org;\n envelope-from=linux-pci+bounces-53394-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.b=\"iElUlVt2\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=198.175.65.20", "smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=linux.intel.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=linux.intel.com" ], "Received": [ "from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5GqK73PTz1yHZ\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 29 Apr 2026 22:30:37 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id 1276C308A243\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 29 Apr 2026 12:28:17 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id AAE5539BFF4;\n\tWed, 29 Apr 2026 12:28:15 +0000 (UTC)", "from mgamail.intel.com (mgamail.intel.com [198.175.65.20])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 6344F35F180;\n\tWed, 29 Apr 2026 12:28:14 +0000 (UTC)", "from fmviesa002.fm.intel.com ([10.60.135.142])\n by orvoesa112.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 29 Apr 2026 05:28:14 -0700", "from ijarvine-mobl1.ger.corp.intel.com (HELO localhost)\n ([10.245.245.212])\n by fmviesa002-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 29 Apr 2026 05:28:11 -0700" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777465695; cv=none;\n b=LjX1VfjbUoXEJ0vV2nADOuEa3JndbTaqrOQx/ww9gD8SdTwtnbbw738qhheWZU5hRLAzEa/xeWTkubE8rnYTxtFo+KCcsvkymq1ae4PvWC0Ue/W2c7TrQEZPTg2Ffm2jw8yGhKmOmrMnL00dVxIBCFrgsegrfQCcBxv13MZTeeM=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777465695; c=relaxed/simple;\n\tbh=oeSgNgDXBsgR0efD4S75suw6nUvLdg/+OHFHO/cn4ws=;\n\th=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=nzvliPIV5X8YyjzXIuI/pH9Q5dmr6Y5svmnCQ3gPcKmCeUsA6AjhkieIuNBxsl44sQKPnrFoyLYPXZgAHyFkVjk+qPBkyQZgqdDHy2A0BE1XpgAxSmRyn3DIi6FvM0LYnYnfLJvDW3Qnzu5pbrd+BMUzNW44XohxyUKNMJQUms4=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=linux.intel.com;\n spf=pass smtp.mailfrom=linux.intel.com;\n dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.b=iElUlVt2; arc=none smtp.client-ip=198.175.65.20", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1777465694; x=1809001694;\n h=from:to:cc:subject:date:message-id:in-reply-to:\n references:mime-version:content-transfer-encoding;\n bh=oeSgNgDXBsgR0efD4S75suw6nUvLdg/+OHFHO/cn4ws=;\n b=iElUlVt2r4us9Z9oq44dJwqga3x0BaziHQCPCTg2MBRm+/mPC5g2hX0b\n YD8aWuIMlPhpTX1hiZXhAQMoO+N/g5uVxXJxTBLsncS5A5mjVqO3bV3zQ\n HzUHln74tQVRCgAktBuMWGDkzEsawNCvBc+/cQrMb/1TXL9RVl47Lgpl0\n 6DxUV8ELeIWofu8RpISn9rLG5w6SjSSkD/mvhcQKakVd9GuovPvWgC4ib\n 2xg1mXx8iavY5i8/PQILB1OX+RN++QiP3kFMIFCc2DfEHbeFXTy20hYTy\n VK7vlbV8CF0CJLGZrgOi6XG3rbjGWIuDIVW38Fra1pQE3N9VPmi7qTArc\n Q==;", "X-CSE-ConnectionGUID": [ "V1fbMe5zQumZVVSOjB4OdQ==", "M7JSCq3WQimiDepsf6U6sQ==" ], "X-CSE-MsgGUID": [ "5WT/aL4hSrWk7fMcPROtDQ==", "/7sDIPHHQWeOjNW11AQIwA==" ], "X-IronPort-AV": [ "E=McAfee;i=\"6800,10657,11770\"; a=\"78101863\"", "E=Sophos;i=\"6.23,206,1770624000\";\n d=\"scan'208\";a=\"78101863\"", "E=Sophos;i=\"6.23,206,1770624000\";\n d=\"scan'208\";a=\"257573749\"" ], "X-ExtLoop1": "1", "From": "=?utf-8?q?Ilpo_J=C3=A4rvinen?= <ilpo.jarvinen@linux.intel.com>", "To": "linux-pci@vger.kernel.org,\n\tBjorn Helgaas <bhelgaas@google.com>,\n\tShawn Jin <shawn.jin@asteralabs.com>,\n\tlinuxppc-dev@lists.ozlabs.org,\n\tMadhavan Srinivasan <maddy@linux.ibm.com>,\n\tMichael Ellerman <mpe@ellerman.id.au>,\n\tNicholas Piggin <npiggin@gmail.com>,\n\tlinux-kernel@vger.kernel.org", "Cc": "=?utf-8?q?Ilpo_J=C3=A4rvinen?= <ilpo.jarvinen@linux.intel.com>", "Subject": "[PATCH 09/11] PCI: Move pci_resource_alignment() to setup-res.c file", "Date": "Wed, 29 Apr 2026 15:26:15 +0300", "Message-Id": "<20260429122617.7324-10-ilpo.jarvinen@linux.intel.com>", "X-Mailer": "git-send-email 2.39.5", "In-Reply-To": "<20260429122617.7324-1-ilpo.jarvinen@linux.intel.com>", "References": "<20260429122617.7324-1-ilpo.jarvinen@linux.intel.com>", "Precedence": "bulk", "X-Mailing-List": "linux-pci@vger.kernel.org", "List-Id": "<linux-pci.vger.kernel.org>", "List-Subscribe": "<mailto:linux-pci+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-pci+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=UTF-8", "Content-Transfer-Encoding": "8bit" }, "content": "pci_resource_alignment() is a bit one the complex side to have in a\nheader so put it into setup-res.c.\n\nSigned-off-by: Ilpo Järvinen <ilpo.jarvinen@linux.intel.com>\n---\n drivers/pci/pci.h | 13 ++-----------\n drivers/pci/setup-res.c | 12 ++++++++++++\n 2 files changed, 14 insertions(+), 11 deletions(-)", "diff": "diff --git a/drivers/pci/pci.h b/drivers/pci/pci.h\nindex e0fcc33dfef6..472b6c2f7c4d 100644\n--- a/drivers/pci/pci.h\n+++ b/drivers/pci/pci.h\n@@ -1044,17 +1044,8 @@ static inline void pci_suspend_ptm(struct pci_dev *dev) { }\n static inline void pci_resume_ptm(struct pci_dev *dev) { }\n #endif\n \n-static inline resource_size_t pci_resource_alignment(const struct pci_dev *dev,\n-\t\t\t\t\t\t const struct resource *res)\n-{\n-\tint resno = pci_resource_num(dev, res);\n-\n-\tif (pci_resource_is_iov(resno))\n-\t\treturn pci_sriov_resource_alignment(dev, resno);\n-\tif (dev->class >> 8 == PCI_CLASS_BRIDGE_CARDBUS)\n-\t\treturn pci_cardbus_resource_alignment(res);\n-\treturn resource_alignment(res);\n-}\n+resource_size_t pci_resource_alignment(const struct pci_dev *dev,\n+\t\t\t\t const struct resource *res);\n \n resource_size_t pci_min_window_alignment(struct pci_bus *bus,\n \t\t\t\t\t unsigned long type);\ndiff --git a/drivers/pci/setup-res.c b/drivers/pci/setup-res.c\nindex 0d203325562b..18e8775ea848 100644\n--- a/drivers/pci/setup-res.c\n+++ b/drivers/pci/setup-res.c\n@@ -246,6 +246,18 @@ static int pci_revert_fw_address(struct resource *res, struct pci_dev *dev,\n \treturn 0;\n }\n \n+resource_size_t pci_resource_alignment(const struct pci_dev *dev,\n+\t\t\t\t const struct resource *res)\n+{\n+\tint resno = pci_resource_num(dev, res);\n+\n+\tif (pci_resource_is_iov(resno))\n+\t\treturn pci_sriov_resource_alignment(dev, resno);\n+\tif (dev->class >> 8 == PCI_CLASS_BRIDGE_CARDBUS)\n+\t\treturn pci_cardbus_resource_alignment(res);\n+\treturn resource_alignment(res);\n+}\n+\n /*\n * For mem bridge windows, try to relocate tail remainder space to space\n * before res->start if there's enough free space there. This enables\n", "prefixes": [ "09/11" ] }