Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.2/patches/2230197/?format=api
{ "id": 2230197, "url": "http://patchwork.ozlabs.org/api/1.2/patches/2230197/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linuxppc-dev/patch/20260429122617.7324-11-ilpo.jarvinen@linux.intel.com/", "project": { "id": 2, "url": "http://patchwork.ozlabs.org/api/1.2/projects/2/?format=api", "name": "Linux PPC development", "link_name": "linuxppc-dev", "list_id": "linuxppc-dev.lists.ozlabs.org", "list_email": "linuxppc-dev@lists.ozlabs.org", "web_url": "https://github.com/linuxppc/wiki/wiki", "scm_url": "https://git.kernel.org/pub/scm/linux/kernel/git/powerpc/linux.git", "webscm_url": "https://git.kernel.org/pub/scm/linux/kernel/git/powerpc/linux.git/", "list_archive_url": "https://lore.kernel.org/linuxppc-dev/", "list_archive_url_format": "https://lore.kernel.org/linuxppc-dev/{}/", "commit_url_format": "https://git.kernel.org/pub/scm/linux/kernel/git/powerpc/linux.git/commit/?id={}" }, "msgid": "<20260429122617.7324-11-ilpo.jarvinen@linux.intel.com>", "list_archive_url": "https://lore.kernel.org/linuxppc-dev/20260429122617.7324-11-ilpo.jarvinen@linux.intel.com/", "date": "2026-04-29T12:26:16", "name": "[10/11] PCI: Lower bound bridge window alignment", "commit_ref": null, "pull_url": null, "state": "handled-elsewhere", "archived": false, "hash": "e7192c6229f6722ee93ebabd0b10773e40d715d9", "submitter": { "id": 83553, "url": "http://patchwork.ozlabs.org/api/1.2/people/83553/?format=api", "name": "Ilpo Järvinen", "email": "ilpo.jarvinen@linux.intel.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linuxppc-dev/patch/20260429122617.7324-11-ilpo.jarvinen@linux.intel.com/mbox/", "series": [ { "id": 502049, "url": "http://patchwork.ozlabs.org/api/1.2/series/502049/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linuxppc-dev/list/?series=502049", "date": "2026-04-29T12:26:06", "name": "PCI: pci_resource_alignment() improvement + cleanups", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/502049/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2230197/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2230197/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linuxppc-dev+bounces-20286-incoming=patchwork.ozlabs.org@lists.ozlabs.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linuxppc-dev@lists.ozlabs.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=dlIlnp1P;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=lists.ozlabs.org\n (client-ip=2404:9400:21b9:f100::1; helo=lists.ozlabs.org;\n envelope-from=linuxppc-dev+bounces-20286-incoming=patchwork.ozlabs.org@lists.ozlabs.org;\n receiver=patchwork.ozlabs.org)", "lists.ozlabs.org;\n arc=none smtp.remote-ip=198.175.65.12", "lists.ozlabs.org;\n dmarc=pass (p=none dis=none) header.from=linux.intel.com", "lists.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=dlIlnp1P;\n\tdkim-atps=neutral", "lists.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=linux.intel.com\n (client-ip=198.175.65.12; helo=mgamail.intel.com;\n envelope-from=ilpo.jarvinen@linux.intel.com; receiver=lists.ozlabs.org)" ], "Received": [ "from lists.ozlabs.org (lists.ozlabs.org\n [IPv6:2404:9400:21b9:f100::1])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5GpG5bjzz1yHX\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 29 Apr 2026 22:29:42 +1000 (AEST)", "from boromir.ozlabs.org (localhost [127.0.0.1])\n\tby lists.ozlabs.org (Postfix) with ESMTP id 4g5GpG4bQ5z2yqf;\n\tWed, 29 Apr 2026 22:29:42 +1000 (AEST)", "from mgamail.intel.com (mgamail.intel.com [198.175.65.12])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby lists.ozlabs.org (Postfix) with ESMTPS id 4g5GpF2SlCz2ySf\n\tfor <linuxppc-dev@lists.ozlabs.org>; Wed, 29 Apr 2026 22:29:40 +1000 (AEST)", "from orviesa002.jf.intel.com ([10.64.159.142])\n by orvoesa104.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 29 Apr 2026 05:28:25 -0700", "from ijarvine-mobl1.ger.corp.intel.com (HELO localhost)\n ([10.245.245.212])\n by orviesa002-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 29 Apr 2026 05:28:22 -0700" ], "ARC-Seal": "i=1; a=rsa-sha256; d=lists.ozlabs.org; s=201707; t=1777465782;\n\tcv=none;\n b=cC+YL0QDqTBggkgZXxigs4C05WvHM87mD792AXs/ZLEb+9rvfxVcHO7FQZkTlVc0LPWlBwu8oyE39V+lMmYLYBrVgqFwj53jAx0eGOHwbzd6+Kcw4NbBq9d/GZm7MKFMBam+Qq/nzfk7IjU94PyDWlo8e06hCqqctrPPjeFlGMUVMr+6XwMbXSyVgreGzifpL8xWYaY3FQR/u6EJwYSKxxbH8tRHoyT9O+Ue8H7m/gqqmJh1e1OyNAZk/GGVABRiDs2vti5V3+bJBCtDnWYRCo55EdB54a5ht+jIF5bR6hsBR5XFz8KU4uIOtk0XJgLqA4lqUJHKJjz1iQaUlghEEA==", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=lists.ozlabs.org; s=201707;\n\tt=1777465782; c=relaxed/relaxed;\n\tbh=7IhhC7Vo1n0pUixItwd3TBALOlTK4aOxR3OhWmz6me4=;\n\th=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=BcaFU/TicgECqxdpGkOpQByWHpzi6jl+yRgBFHb84VYbQCmW09BD6C7LT8I9Kz0esvIl6fhUeXEfqOJ/BPdXu8XqD5A3jBfcD97b+TZOfJqwePrt6jzYacu9Cjgv7jyjeiFBN+xMXFhHFUwPVt3k/EEDTDchW+QjfexgW+HH37AecGATb7YbxnTtvQP7EtnUSTkBSGDJQgChdd1DcTOakIis8NsS5vbj+CNDoR18QtL03jGQVWqzJkmjOlzqoE6Z72sAgAxM93zVKSctAq+4+tB9P1GcIaFfUt60y8m9+/X/SxoP6A57g6oknNXVEPTSIxWhs9ChD7eFI2udF6LpPg==", "ARC-Authentication-Results": "i=1; lists.ozlabs.org;\n dmarc=pass (p=none dis=none) header.from=linux.intel.com;\n dkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=dlIlnp1P; dkim-atps=neutral;\n spf=pass (client-ip=198.175.65.12; helo=mgamail.intel.com;\n envelope-from=ilpo.jarvinen@linux.intel.com;\n receiver=lists.ozlabs.org) smtp.mailfrom=linux.intel.com", "X-Greylist": "delayed 65 seconds by postgrey-1.37 at boromir;\n Wed, 29 Apr 2026 22:29:41 AEST", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1777465782; x=1809001782;\n h=from:to:cc:subject:date:message-id:in-reply-to:\n references:mime-version:content-transfer-encoding;\n bh=fqkZl+gRhl4cKQbh+rABk9mPSNA9e1YAdoDCW18qzQY=;\n b=dlIlnp1PPjXkFhrhGjyF5sPjW3bG0Svjv6UatwoOWGszzjV0+DIDDEW2\n 9R1S/AM1Yf9fq3TVHybrI8wlK+8PHa7cHV9YDH63gJNj+scPMXfWMsyS2\n UlSlxiyQXKDI+P1U4Zvt4934QKinrPy6jhGbWlI4pQ1/b0Q+ds/foFOWM\n cu7AaKqZ4nNdnV1l6Q97xZHhF7dJ4SLJt5MF6H4vvcJVOwxuGsYKmCxJ0\n 4FgWtpbegj5vjUxaMaoEBUo3vHJLvEH0DGyNvF3w/+CowgKwUx2/+hcq5\n vMmNMTWS3RXA8ImD59AELwiqBTqhC121pz/G+iKlL+C/sCPNeG7aqxw0C\n w==;", "X-CSE-ConnectionGUID": [ "c+WMKdboRSWg3iijy5Dbdg==", "0b2tYkpVQgm1CLfL2p4dAw==" ], "X-CSE-MsgGUID": [ "kzBLuxrZS0q625bgv2xdiA==", "uI4xITOIRG2N/6phtyIxUw==" ], "X-IronPort-AV": [ "E=McAfee;i=\"6800,10657,11770\"; a=\"89853543\"", "E=Sophos;i=\"6.23,206,1770624000\";\n d=\"scan'208\";a=\"89853543\"", "E=Sophos;i=\"6.23,206,1770624000\";\n d=\"scan'208\";a=\"264639555\"" ], "X-ExtLoop1": "1", "From": "=?utf-8?q?Ilpo_J=C3=A4rvinen?= <ilpo.jarvinen@linux.intel.com>", "To": "linux-pci@vger.kernel.org,\n\tBjorn Helgaas <bhelgaas@google.com>,\n\tShawn Jin <shawn.jin@asteralabs.com>,\n\tlinuxppc-dev@lists.ozlabs.org,\n\tMadhavan Srinivasan <maddy@linux.ibm.com>,\n\tMichael Ellerman <mpe@ellerman.id.au>,\n\tNicholas Piggin <npiggin@gmail.com>,\n\tlinux-kernel@vger.kernel.org", "Cc": "=?utf-8?q?Ilpo_J=C3=A4rvinen?= <ilpo.jarvinen@linux.intel.com>", "Subject": "[PATCH 10/11] PCI: Lower bound bridge window alignment", "Date": "Wed, 29 Apr 2026 15:26:16 +0300", "Message-Id": "<20260429122617.7324-11-ilpo.jarvinen@linux.intel.com>", "X-Mailer": "git-send-email 2.39.5", "In-Reply-To": "<20260429122617.7324-1-ilpo.jarvinen@linux.intel.com>", "References": "<20260429122617.7324-1-ilpo.jarvinen@linux.intel.com>", "X-Mailing-List": "linuxppc-dev@lists.ozlabs.org", "List-Id": "<linuxppc-dev.lists.ozlabs.org>", "List-Help": "<mailto:linuxppc-dev+help@lists.ozlabs.org>", "List-Owner": "<mailto:linuxppc-dev+owner@lists.ozlabs.org>", "List-Post": "<mailto:linuxppc-dev@lists.ozlabs.org>", "List-Archive": "<https://lore.kernel.org/linuxppc-dev/>,\n <https://lists.ozlabs.org/pipermail/linuxppc-dev/>", "List-Subscribe": "<mailto:linuxppc-dev+subscribe@lists.ozlabs.org>,\n <mailto:linuxppc-dev+subscribe-digest@lists.ozlabs.org>,\n <mailto:linuxppc-dev+subscribe-nomail@lists.ozlabs.org>", "List-Unsubscribe": "<mailto:linuxppc-dev+unsubscribe@lists.ozlabs.org>", "Precedence": "list", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=UTF-8", "Content-Transfer-Encoding": "8bit", "X-Spam-Status": "No, score=-2.3 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED,\n\tDKIM_VALID,RCVD_IN_DNSWL_MED,SPF_HELO_NONE,SPF_PASS autolearn=disabled\n\tversion=4.0.1 OzLabs 8", "X-Spam-Checker-Version": "SpamAssassin 4.0.1 (2024-03-25) on lists.ozlabs.org" }, "content": "pci_resource_alignment() does not consider bridge windows special,\nyet their alignment is subject to different requirements from BAR\nalignment.\n\nAdd lower bound to bridge window alignment to help callers out to\nalways have large enough alignment.\n\nSigned-off-by: Ilpo Järvinen <ilpo.jarvinen@linux.intel.com>\n---\n drivers/pci/setup-res.c | 12 +++++++++++-\n 1 file changed, 11 insertions(+), 1 deletion(-)", "diff": "diff --git a/drivers/pci/setup-res.c b/drivers/pci/setup-res.c\nindex 18e8775ea848..c15bce20815d 100644\n--- a/drivers/pci/setup-res.c\n+++ b/drivers/pci/setup-res.c\n@@ -19,7 +19,10 @@\n #include <linux/errno.h>\n #include <linux/ioport.h>\n #include <linux/cache.h>\n+#include <linux/minmax.h>\n #include <linux/slab.h>\n+#include <linux/types.h>\n+\n #include \"pci.h\"\n \n static void pci_std_update_resource(struct pci_dev *dev, int resno)\n@@ -250,12 +253,19 @@ resource_size_t pci_resource_alignment(const struct pci_dev *dev,\n \t\t\t\t const struct resource *res)\n {\n \tint resno = pci_resource_num(dev, res);\n+\tresource_size_t min_align = 0;\n \n \tif (pci_resource_is_iov(resno))\n \t\treturn pci_sriov_resource_alignment(dev, resno);\n+\n \tif (dev->class >> 8 == PCI_CLASS_BRIDGE_CARDBUS)\n \t\treturn pci_cardbus_resource_alignment(res);\n-\treturn resource_alignment(res);\n+\n+\tif (pci_resource_is_bridge_win(resno) &&\n+\t (res->flags & (IORESOURCE_IO|IORESOURCE_MEM)))\n+\t\tmin_align = pci_min_window_alignment(dev->bus, res->flags);\n+\n+\treturn max(resource_alignment(res), min_align);\n }\n \n /*\n", "prefixes": [ "10/11" ] }