Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.2/patches/2225476/?format=api
{ "id": 2225476, "url": "http://patchwork.ozlabs.org/api/1.2/patches/2225476/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-33-richard.henderson@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.2/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260421051346.41106-33-richard.henderson@linaro.org>", "list_archive_url": null, "date": "2026-04-21T05:13:41", "name": "[32/37] target/arm: Implement FCVTN, FCVTN2 (32- to 8-bit fp) for AdvSIMD", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "58a2811438c5fcc39982db168b76b0f5bde33989", "submitter": { "id": 72104, "url": "http://patchwork.ozlabs.org/api/1.2/people/72104/?format=api", "name": "Richard Henderson", "email": "richard.henderson@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-33-richard.henderson@linaro.org/mbox/", "series": [ { "id": 500729, "url": "http://patchwork.ozlabs.org/api/1.2/series/500729/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500729", "date": "2026-04-21T05:13:11", "name": "target/arm: Implement FEAT_FAMINMAX, FEAT_FPMR, FEAT_FP8", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/500729/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2225476/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2225476/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=EmSjA5ha;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g09fs2lKzz1yJG\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 21 Apr 2026 15:20:35 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wF3Sc-0000WQ-CD; Tue, 21 Apr 2026 01:15:46 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wF3S3-0008Ne-MN\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:15:12 -0400", "from mail-pl1-x629.google.com ([2607:f8b0:4864:20::629])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wF3S1-0006uK-Qy\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:15:11 -0400", "by mail-pl1-x629.google.com with SMTP id\n d9443c01a7336-2b24fdac394so36281275ad.3\n for <qemu-devel@nongnu.org>; Mon, 20 Apr 2026 22:15:09 -0700 (PDT)", "from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b5fab0cddfsm174631715ad.49.2026.04.20.22.15.06\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 20 Apr 2026 22:15:07 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776748508; x=1777353308; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=wW+LW+Nt1rhrQi5WxMDAPWgTbe7PVFsy6KMvcn0ZFDU=;\n b=EmSjA5haqH6rZein6PbDTFbgvLMb4zSkQdHsyvIcmC+A0cOvr8yzkO24Qi0dqry/LD\n BOYTyp8IHW58KdBxTbdB+r0eo2Xzu76Ks5q+1l1BiVXVf8XOsimURDgM32Ac7hKh0ssb\n /JkfcVNF8Kpydf6XUw74nnEruTp8LjqZ5kNRUaO7HM+fc8xfZWTYz6e6LMM/3v3dUJ0J\n ptfRaSMugLq0gkDyx/kgHvreA0M3Xe5/WimVm78x08z9P/865GL4G2SKxj+HT+XkLQuk\n dvvavgxpfAsjbpqsm5iSgAY2bgZ263dR0cJJNuCVx9RbTMV4uNPj1/qlkujQqSu8BYyv\n 1lYg==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776748508; x=1777353308;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=wW+LW+Nt1rhrQi5WxMDAPWgTbe7PVFsy6KMvcn0ZFDU=;\n b=JRClgedP+1Syt/9esMDgKZA/RUqa+/4DRRaWAo+g6Np7lQhkEOROYRIJE7j1nLtyKt\n ApCGRtXxEGPKjlF8SL4AavqX91DoGgpGEfHVtTpJRKPEwyDvdduD4w3xLZWy9KgczUl+\n oCHAkHsHyuupAn+9X+iQy/QUjCuPaXfgaFi/VUxneX22hVesurRHMmAhreu1mYgYrzLV\n EhS6Sh1SxvnydkkBgIuP/bsSQIk6MyEmJ7VqaTawhin4FFHQkG7B5wU+1csAgheaGwXH\n 5XrMIYlOqvhhIMPP+dyTQPjck33bNFovmILVWDSJ/51YpiZ/UpET1Z5wDzDv3/SfeTeG\n wVog==", "X-Gm-Message-State": "AOJu0YyMYLCvnC51hAGYLDht91U9N2GtWb5HRFAaz7c0zxSxPdj13zJI\n z1yoAfew0BksH+OOpLrgS7Q5urat9K8ok7ERJHpHXcbnZIdRejasU2rsZ7N3ASsbNDo0luOpWi8\n A0xznSfs=", "X-Gm-Gg": "AeBDieu0viuBf58hV3ssbrmO/yy0PFm8pn5yOLS76EgFnoon8tI9yf4h/X+LOaifiUz\n kEJEwDaommqzj9SpXfLPDeCW5NE60Gn45wK3tbwmpCzmoNN2J9XnaxlAU/epqHs7VnjScK7j6/J\n u92/8PLr+HchykKK0ZRFeOuhCy7SR4fe4pNk+vjfltT4SRMq23DP+tp3tfKUCgBkYOUJVUtL4cN\n rp4s9+MZlBaNpukZNtjTT/uR+N1/rZA/2ySKbse7B+iuyswPe4HqXnX+8xsGSNWrm8f0a8N03PZ\n l2aTYgP/Vrb1RZ8DZhHBYvtaY2eqBR/4h9C2EzjEh9hILpldb31dL2prMcxH3WdXm053EkPspDc\n a2z10IWImp9M2Jd1DWyk4bJZCaN/d55t+xgDCXzDsLGPBB7yzfQaz8oGmVQBKvRLaVK2u+71d4D\n V3/glhTsIAo3bHU+5gX7f1MvS6ZUwyEuQduPR3g5zb", "X-Received": "by 2002:a17:902:7207:b0:2ae:ced7:4650 with SMTP id\n d9443c01a7336-2b5f9f7d14emr113637475ad.24.1776748508012;\n Mon, 20 Apr 2026 22:15:08 -0700 (PDT)", "From": "Richard Henderson <richard.henderson@linaro.org>", "To": "qemu-devel@nongnu.org", "Cc": "qemu-arm@nongnu.org", "Subject": "[PATCH 32/37] target/arm: Implement FCVTN,\n FCVTN2 (32- to 8-bit fp) for AdvSIMD", "Date": "Tue, 21 Apr 2026 15:13:41 +1000", "Message-ID": "<20260421051346.41106-33-richard.henderson@linaro.org>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260421051346.41106-1-richard.henderson@linaro.org>", "References": "<20260421051346.41106-1-richard.henderson@linaro.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2607:f8b0:4864:20::629;\n envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x629.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Signed-off-by: Richard Henderson <richard.henderson@linaro.org>\n---\n target/arm/tcg/helper-fp8-defs.h | 2 ++\n target/arm/tcg/fp8_helper.c | 42 ++++++++++++++++++++++++++++++++\n target/arm/tcg/translate-a64.c | 16 ++++++++++++\n target/arm/tcg/a64.decode | 1 +\n 4 files changed, 61 insertions(+)", "diff": "diff --git a/target/arm/tcg/helper-fp8-defs.h b/target/arm/tcg/helper-fp8-defs.h\nindex 6530d1a6da..023a49e12f 100644\n--- a/target/arm/tcg/helper-fp8-defs.h\n+++ b/target/arm/tcg/helper-fp8-defs.h\n@@ -16,3 +16,5 @@ DEF_HELPER_FLAGS_4(sme2_fcvtl_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n DEF_HELPER_FLAGS_4(sve2_bfcvtn_bh, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n \n DEF_HELPER_FLAGS_5(gvec_fcvt_bh, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, env, i32)\n+\n+DEF_HELPER_FLAGS_5(advsimd_fcvt_bs, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, env, i32)\ndiff --git a/target/arm/tcg/fp8_helper.c b/target/arm/tcg/fp8_helper.c\nindex 6241297269..fecd9cca0b 100644\n--- a/target/arm/tcg/fp8_helper.c\n+++ b/target/arm/tcg/fp8_helper.c\n@@ -480,3 +480,45 @@ void HELPER(gvec_fcvt_bh)(void *vd, void *vn, void *vm,\n fp8_finish(env, &ctx);\n clear_tail(vd, oprsz, simd_maxsz(desc));\n }\n+\n+void HELPER(advsimd_fcvt_bs)(void *vd, void *vn, void *vm,\n+ CPUARMState *env, uint32_t desc)\n+{\n+ FP8Context ctx = fp8_dst_start(env, desc);\n+ uint32_t *n = vn, *m = vm, scratch[4];\n+ uint8_t *d = vd + 8 * ctx.high;\n+ bool osc = FIELD_EX64(env->vfp.fpmr, FPMR, OSC);\n+\n+ if (vd == vm) {\n+ m = memcpy(scratch, vm, 16);\n+ }\n+\n+ switch (ctx.f8fmt) {\n+ case OFP8_E5M2:\n+ for (size_t i = 0; i < 4; ++i) {\n+ float32 e = n[H2(i)];\n+ d[H1(i + 0)] = float32_to_float8_e5m2(e, ctx.scale, osc, &ctx.stat);\n+ }\n+ for (size_t i = 0; i < 4; ++i) {\n+ float16 e = m[H2(i)];\n+ d[H1(i + 4)] = float16_to_float8_e5m2(e, ctx.scale, osc, &ctx.stat);\n+ }\n+ break;\n+ case OFP8_E4M3:\n+ for (size_t i = 0; i < 4; ++i) {\n+ float16 e = n[H2(i)];\n+ d[H1(i + 0)] = float16_to_float8_e4m3(e, ctx.scale, osc, &ctx.stat);\n+ }\n+ for (size_t i = 0; i < 4; ++i) {\n+ float16 e = m[H2(i)];\n+ d[H1(i + 4)] = float16_to_float8_e4m3(e, ctx.scale, osc, &ctx.stat);\n+ }\n+ break;\n+ default:\n+ float8_invalid_output(d, 8, &ctx.stat);\n+ break;\n+ }\n+\n+ fp8_finish(env, &ctx);\n+ clear_tail(vd, ctx.high ? 16 : 8, simd_maxsz(desc));\n+}\ndiff --git a/target/arm/tcg/translate-a64.c b/target/arm/tcg/translate-a64.c\nindex 93c883de88..6013226266 100644\n--- a/target/arm/tcg/translate-a64.c\n+++ b/target/arm/tcg/translate-a64.c\n@@ -6536,6 +6536,22 @@ static bool trans_FCVTN_bh(DisasContext *s, arg_qrrr_e *a)\n return true;\n }\n \n+static bool trans_FCVTN_bs(DisasContext *s, arg_qrrr_e *a)\n+{\n+ if (!dc_isar_feature(aa64_f8cvt, s)) {\n+ return false;\n+ }\n+ if (fpmr_access_check(s) && fp_access_check(s)) {\n+ tcg_gen_gvec_3_ptr(vec_full_reg_offset(s, a->rd),\n+ vec_full_reg_offset(s, a->rn),\n+ vec_full_reg_offset(s, a->rm),\n+ tcg_env, 16, vec_full_reg_size(s),\n+ (a->q << 1) | FPST_A64 << 2,\n+ gen_helper_advsimd_fcvt_bs);\n+ }\n+ return true;\n+}\n+\n static bool do_fmlal(DisasContext *s, arg_qrrr_e *a, bool is_s, bool is_2)\n {\n if (fp_access_check(s)) {\ndiff --git a/target/arm/tcg/a64.decode b/target/arm/tcg/a64.decode\nindex 71456d44e1..a9cf259b9b 100644\n--- a/target/arm/tcg/a64.decode\n+++ b/target/arm/tcg/a64.decode\n@@ -1202,6 +1202,7 @@ FSCALE 0.10 1110 110 ..... 00111 1 ..... ..... @qrrr_h\n FSCALE 0.10 1110 1.1 ..... 11111 1 ..... ..... @qrrr_sd\n \n FCVTN_bh 0.00 1110 010 ..... 11110 1 ..... ..... @qrrr_h\n+FCVTN_bs 0.00 1110 000 ..... 11110 1 ..... ..... @qrrr_h\n \n ### Advanced SIMD scalar x indexed element\n \n", "prefixes": [ "32/37" ] }