Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.2/patches/2225469/?format=api
{ "id": 2225469, "url": "http://patchwork.ozlabs.org/api/1.2/patches/2225469/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-28-richard.henderson@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.2/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260421051346.41106-28-richard.henderson@linaro.org>", "list_archive_url": null, "date": "2026-04-21T05:13:36", "name": "[27/37] target/arm: Implement F1CVTL, F1CVTL2, F2CVTL, F2CVTL2 for AdvSIMD", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "5ee9cca4abdcabb08646cd2c4df36c3ffeb377e1", "submitter": { "id": 72104, "url": "http://patchwork.ozlabs.org/api/1.2/people/72104/?format=api", "name": "Richard Henderson", "email": "richard.henderson@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-28-richard.henderson@linaro.org/mbox/", "series": [ { "id": 500729, "url": "http://patchwork.ozlabs.org/api/1.2/series/500729/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500729", "date": "2026-04-21T05:13:11", "name": "target/arm: Implement FEAT_FAMINMAX, FEAT_FPMR, FEAT_FP8", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/500729/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2225469/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2225469/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=wp31ysLy;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g09dW1VSBz1yCv\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 21 Apr 2026 15:19:27 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wF3Se-0000YJ-5q; Tue, 21 Apr 2026 01:15:48 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wF3Rs-0008Dd-UP\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:15:01 -0400", "from mail-pg1-x531.google.com ([2607:f8b0:4864:20::531])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wF3Rp-0006fC-Kc\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:14:59 -0400", "by mail-pg1-x531.google.com with SMTP id\n 41be03b00d2f7-c7980c060cfso986451a12.2\n for <qemu-devel@nongnu.org>; Mon, 20 Apr 2026 22:14:57 -0700 (PDT)", "from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b5fab0cddfsm174631715ad.49.2026.04.20.22.14.54\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 20 Apr 2026 22:14:55 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776748496; x=1777353296; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=MCib0BGYEL+yIv2p4qc75g1dc9HJbacYoxAIh15CdAM=;\n b=wp31ysLyLoOsgdlw2Wtc9zp6fEsmC29JyXKZSRdIy85ScQdglBxTvhSZAZj2/uSlxx\n mXFikPf2XmRxoxVtKatIqULrcFWxDVRaGmGgWapasNthNWLhfVQHMRhwIcc602NDdUf9\n 1QPFU+k56k+P5TSHVfteYm30tCvn7FT8FrSOwM5PFbGeG8ss+dJ4UhC9RufDo+Q69Ac7\n /GJWe1OltZG43lTIa3WHCZyryYf58aJiKwbzJP9/X35HJz+NdUrdk8m/IwY2SAvoFF59\n i5vSI7Izpa7lkRul/WKM4uGqbQWAwbADLerDvJeIF1+9vMCh7qk/NvpLn3yBVJ68A3bi\n ajug==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776748496; x=1777353296;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=MCib0BGYEL+yIv2p4qc75g1dc9HJbacYoxAIh15CdAM=;\n b=J7AcCkrQlgyr++vMBFIoOA+sHxujvNmhveBTQ+QIdo4VidDna+3j8wqCv1sKG59A1c\n RpjHA5y8bZh1rqIxIcYzyNSJ45g6KXftk+k0BakyuIj4fIea3RZqx2fMkZvTCj5DJ+yK\n wtv3BRT6/ZGgKzViRwMNy/nh4AEUgkRdWml47f/iKlH0QlBb+dzTMeFF/4gZTllrW42f\n xdxGtDhk+l9Nn6tA1aM7gaEMwSMHARBMlC2rNzA25vA4eXwpRD3gwA4gwzPBAB6Ur9ir\n 3+KUHoDXU4XnJy3463bb2GTDBnqQ9bEOxFMoa1oFfQuxh+lu9I8YYkLV6muYCLf1Ps4Y\n T7zQ==", "X-Gm-Message-State": "AOJu0YxDuo6ad17NgJXUIHxfrw3PtCuRRWRTtp3zg+FnFPpHJcrlm6c2\n 2JAQc9/eX8ApDq4Xa9PT9hvrWRTQRqp80hwHrd0RDSr0EeXEXCNlds1UmPFBiaYIVh7TVPqCLQw\n unHobNrQ=", "X-Gm-Gg": "AeBDievfJaOKCQS6WuEyVsC1HTwoUxWbaMX9DSQry33pnziaUV2UneGlCOF/RcPr0Tp\n 3Xdc8wpUG+HG73S3MZPayDVZso8Z+Trp4ioEDBlYtxFMM8fs9PBaKlUl2ivLjhHm8N93bBmf97V\n Wr3mN8u5WHPokGBiivyG+OE53/hquMTmdeqe5sg2StJZHN2FppdRcNVKGE740BtBGTtXRWbIH0y\n p5Y+Ia8On/72rYrdy0jCwI2+UFlg54aS7ZeTYb3uufNoYXoK3t4/N9pJ0iLJUeuEOqMXwXappO1\n z7qv7M8hqqrp2RoNirQHxA2VqSDuAGt/MdhAB27DKNH0iEuMMqotmkRpSmuMxhjzmeY5WFzYBaT\n PjCkChhLO58oGzJ831aF6+O3uckOHRDgaQa4x/FQvoZkcyhr50Hk8YY9JEifmTIbW+z/+0LaVAI\n iJCe18xTltJJgkhI7G0zjD3jrYh66tBfwQp2+x4bkX", "X-Received": "by 2002:a17:903:8c6:b0:2b0:c45a:bc2 with SMTP id\n d9443c01a7336-2b5f9eddc7emr181652405ad.16.1776748496151;\n Mon, 20 Apr 2026 22:14:56 -0700 (PDT)", "From": "Richard Henderson <richard.henderson@linaro.org>", "To": "qemu-devel@nongnu.org", "Cc": "qemu-arm@nongnu.org", "Subject": "[PATCH 27/37] target/arm: Implement F1CVTL, F1CVTL2, F2CVTL,\n F2CVTL2 for AdvSIMD", "Date": "Tue, 21 Apr 2026 15:13:36 +1000", "Message-ID": "<20260421051346.41106-28-richard.henderson@linaro.org>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260421051346.41106-1-richard.henderson@linaro.org>", "References": "<20260421051346.41106-1-richard.henderson@linaro.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2607:f8b0:4864:20::531;\n envelope-from=richard.henderson@linaro.org; helo=mail-pg1-x531.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Signed-off-by: Richard Henderson <richard.henderson@linaro.org>\n---\n target/arm/tcg/helper-fp8-defs.h | 2 ++\n target/arm/tcg/fp8_helper.c | 42 ++++++++++++++++++++++++++++++++\n target/arm/tcg/translate-a64.c | 3 +++\n target/arm/tcg/a64.decode | 3 +++\n 4 files changed, 50 insertions(+)", "diff": "diff --git a/target/arm/tcg/helper-fp8-defs.h b/target/arm/tcg/helper-fp8-defs.h\nindex 966f83d796..718463422b 100644\n--- a/target/arm/tcg/helper-fp8-defs.h\n+++ b/target/arm/tcg/helper-fp8-defs.h\n@@ -7,3 +7,5 @@ DEF_HELPER_FLAGS_4(advsimd_bfcvtl, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n DEF_HELPER_FLAGS_4(sve2_bfcvt, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n DEF_HELPER_FLAGS_4(sme2_bfcvt_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n DEF_HELPER_FLAGS_4(sme2_bfcvtl_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n+\n+DEF_HELPER_FLAGS_4(advsimd_fcvtl_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\ndiff --git a/target/arm/tcg/fp8_helper.c b/target/arm/tcg/fp8_helper.c\nindex daf9c35720..ed4923b1d5 100644\n--- a/target/arm/tcg/fp8_helper.c\n+++ b/target/arm/tcg/fp8_helper.c\n@@ -91,6 +91,16 @@ static void bfloat16_invalid_input(bfloat16 *d, size_t nelem, float_status *s)\n float_raise(float_flag_invalid | float_flag_invalid_snan, s);\n }\n \n+static void float16_invalid_input(float16 *d, size_t nelem, float_status *s)\n+{\n+ float16 dnan = float16_default_nan(s);\n+\n+ for (size_t i = 0; i < nelem; ++i) {\n+ d[i] = dnan;\n+ }\n+ float_raise(float_flag_invalid | float_flag_invalid_snan, s);\n+}\n+\n void HELPER(advsimd_bfcvtl)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n {\n FP8Context ctx = fp8_src_start(env, desc, 0x3f);\n@@ -122,6 +132,38 @@ void HELPER(advsimd_bfcvtl)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n clear_tail(vd, 16, simd_maxsz(desc));\n }\n \n+void HELPER(advsimd_fcvtl_hb)(void *vd, void *vn,\n+ CPUARMState *env, uint32_t desc)\n+{\n+ FP8Context ctx = fp8_src_start(env, desc, 0xf);\n+ uint8_t *n = vn, scratch[16];\n+ float16 *d = vd;\n+\n+ if (vd == vn) {\n+ n = memcpy(scratch, vn, 16);\n+ }\n+ n += ctx.high * 8;\n+\n+ switch (ctx.f8fmt) {\n+ case OFP8_E5M2:\n+ for (int i = 0; i < 8; ++i) {\n+ d[H2(i)] = float8_e5m2_to_float16(n[H1(i)], ctx.scale, &ctx.stat);\n+ }\n+ break;\n+ case OFP8_E4M3:\n+ for (int i = 0; i < 8; ++i) {\n+ d[H2(i)] = float8_e4m3_to_float16(n[H1(i)], ctx.scale, &ctx.stat);\n+ }\n+ break;\n+ default:\n+ float16_invalid_input(d, 8, &ctx.stat);\n+ break;\n+ }\n+\n+ fp8_finish(env, &ctx);\n+ clear_tail(vd, 16, simd_maxsz(desc));\n+}\n+\n void HELPER(sve2_bfcvt)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n {\n FP8Context ctx = fp8_src_start(env, desc, 0x3f);\ndiff --git a/target/arm/tcg/translate-a64.c b/target/arm/tcg/translate-a64.c\nindex d23d1a0bf5..b3fbc5f193 100644\n--- a/target/arm/tcg/translate-a64.c\n+++ b/target/arm/tcg/translate-a64.c\n@@ -10642,6 +10642,9 @@ static bool do_f8cvt(DisasContext *s, arg_qrr_e *a,\n return true;\n }\n \n+TRANS_FEAT(F1CVTL, aa64_f8cvt, do_f8cvt, a, gen_helper_advsimd_fcvtl_hb, false)\n+TRANS_FEAT(F2CVTL, aa64_f8cvt, do_f8cvt, a, gen_helper_advsimd_fcvtl_hb, true)\n+\n TRANS_FEAT(BF1CVTL, aa64_f8cvt, do_f8cvt, a, gen_helper_advsimd_bfcvtl, false)\n TRANS_FEAT(BF2CVTL, aa64_f8cvt, do_f8cvt, a, gen_helper_advsimd_bfcvtl, true)\n \ndiff --git a/target/arm/tcg/a64.decode b/target/arm/tcg/a64.decode\nindex b7aac148f2..26d31d0a33 100644\n--- a/target/arm/tcg/a64.decode\n+++ b/target/arm/tcg/a64.decode\n@@ -1910,6 +1910,9 @@ URSQRTE_v 0.10 1110 101 00001 11001 0 ..... ..... @qrr_s\n \n FCVTL_v 0.00 1110 0.1 00001 01111 0 ..... ..... @qrr_sd\n \n+F1CVTL 0.10 1110 001 00001 01111 0 ..... ..... @qrr_h\n+F2CVTL 0.10 1110 011 00001 01111 0 ..... ..... @qrr_h\n+\n BF1CVTL 0.10 1110 101 00001 01111 0 ..... ..... @qrr_h\n BF2CVTL 0.10 1110 111 00001 01111 0 ..... ..... @qrr_h\n \n", "prefixes": [ "27/37" ] }