Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.2/patches/2225343/?format=api
{ "id": 2225343, "url": "http://patchwork.ozlabs.org/api/1.2/patches/2225343/?format=api", "web_url": "http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260420212004.3938325-8-seanjc@google.com/", "project": { "id": 70, "url": "http://patchwork.ozlabs.org/api/1.2/projects/70/?format=api", "name": "Linux KVM RISC-V", "link_name": "kvm-riscv", "list_id": "kvm-riscv.lists.infradead.org", "list_email": "kvm-riscv@lists.infradead.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "http://lists.infradead.org/pipermail/kvm-riscv/", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260420212004.3938325-8-seanjc@google.com>", "list_archive_url": null, "date": "2026-04-20T21:19:52", "name": "[v3,07/19] KVM: selftests: Use s32 instead of int32_t", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "06b7948aa4423a7da9f571e255626e9a29e65297", "submitter": { "id": 81022, "url": "http://patchwork.ozlabs.org/api/1.2/people/81022/?format=api", "name": "Sean Christopherson", "email": "seanjc@google.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/kvm-riscv/patch/20260420212004.3938325-8-seanjc@google.com/mbox/", "series": [ { "id": 500685, "url": "http://patchwork.ozlabs.org/api/1.2/series/500685/?format=api", "web_url": "http://patchwork.ozlabs.org/project/kvm-riscv/list/?series=500685", "date": "2026-04-20T21:19:45", "name": "KVM: selftests: Use kernel-style integer and g[vp]a_t types", "version": 3, "mbox": "http://patchwork.ozlabs.org/series/500685/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2225343/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2225343/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <kvm-riscv-bounces+incoming=patchwork.ozlabs.org@lists.infradead.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n secure) header.d=lists.infradead.org header.i=@lists.infradead.org\n header.a=rsa-sha256 header.s=bombadil.20210309 header.b=qjhuXaGA;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n unprotected) header.d=google.com header.i=@google.com header.a=rsa-sha256\n header.s=20251104 header.b=tAzy4O4o;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=none (no SPF record) smtp.mailfrom=lists.infradead.org\n (client-ip=2607:7c80:54:3::133; helo=bombadil.infradead.org;\n envelope-from=kvm-riscv-bounces+incoming=patchwork.ozlabs.org@lists.infradead.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from bombadil.infradead.org (bombadil.infradead.org\n [IPv6:2607:7c80:54:3::133])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fzz1822Xbz1yCv\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 21 Apr 2026 07:20:44 +1000 (AEST)", "from localhost ([::1] helo=bombadil.infradead.org)\n\tby bombadil.infradead.org with esmtp (Exim 4.98.2 #2 (Red Hat Linux))\n\tid 1wEw2q-00000007g0v-1rYQ;\n\tMon, 20 Apr 2026 21:20:40 +0000", "from mail-pg1-x54a.google.com ([2607:f8b0:4864:20::54a])\n\tby bombadil.infradead.org with esmtps (Exim 4.98.2 #2 (Red Hat Linux))\n\tid 1wEw2X-00000007fd3-1W4K\n\tfor kvm-riscv@lists.infradead.org;\n\tMon, 20 Apr 2026 21:20:27 +0000", "by mail-pg1-x54a.google.com with SMTP id\n 41be03b00d2f7-c79798cd9b9so903938a12.2\n for <kvm-riscv@lists.infradead.org>;\n Mon, 20 Apr 2026 14:20:20 -0700 (PDT)" ], "DKIM-Signature": [ "v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed;\n\td=lists.infradead.org; s=bombadil.20210309; h=Sender:\n\tContent-Transfer-Encoding:Content-Type:Reply-To:List-Subscribe:List-Help:\n\tList-Post:List-Archive:List-Unsubscribe:List-Id:Cc:To:From:Subject:Message-ID\n\t:References:Mime-Version:In-Reply-To:Date:Content-ID:Content-Description:\n\tResent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:\n\tList-Owner; bh=eTYsdMaXwb7RbV4+wAEv7YcBX7gXCrUJDoKNoqIpG0c=; b=qjhuXaGAtsL8ZS\n\t/i/380kgL3GLR1gnrepr/liDzIP9juIovpKyPjxwZI3qqy6hPn+1kA6YCjmJJhgdbo/HBOi5v7Psy\n\t+Vh+OKi+GN9PFVPzTm0EX+Ta5rFRGvjeEy93SiMzd5qmi4e43CVHJ+XDSjrMR2MKbF659pldQRsN7\n\tQ+YqzT0jieu+6L5k7yQfh1SVDlqXil3htWS4k5lOqXq8oH6qswtoxJ9r5PDM+GreRrtA63cHjnGIb\n\twVCOdj7KjWNTDQEVR3au7/k0UVJq5HoOHKb13TmdQAys3eWoHOj/QJttfTDhv/l+ZDbxrdo9lmGzk\n\tDvxZfnlPCcp2Uh/rf0bg==;", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=google.com; s=20251104; t=1776720020; x=1777324820;\n darn=lists.infradead.org;\n h=cc:to:from:subject:message-id:references:mime-version:in-reply-to\n :date:reply-to:from:to:cc:subject:date:message-id:reply-to;\n bh=wb4qOZehlu9qqoPxcG4skBDjLAAYxFlHWRfg5heAd7Y=;\n b=tAzy4O4oM6f2X+CMo+PXSHeiVPDOSOz+bjv7lNUZksQvCo4EGMfM/ppiS/ASNznBDK\n 8VjcBqtpvdIanNzNmbKvUdAF8+dT0I3yqAxRPmYgCxdsnAtkErQZcRA3jJFA3DbP6Fb/\n 1jmt7mY/DY+avV09KscDlu7c9e2iSI3ugCGI13LjTpTRvf/l3EHxP1GmmrRKvg3nZ0it\n OOHFNodWl64JC8PZVQ4BC59HUIjYVP1KMkrK3rzDMlscKIAJ6JDTXfYcmfXbry5vqlgo\n FQMCvxdKixEQpkI7YghPymcMcspm07kmrQHTdlmJnLOv9mYMAKvYQ0hJlDNnXaLtm/Uv\n KrxQ==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776720020; x=1777324820;\n h=cc:to:from:subject:message-id:references:mime-version:in-reply-to\n :date:reply-to:x-gm-message-state:from:to:cc:subject:date:message-id\n :reply-to;\n bh=wb4qOZehlu9qqoPxcG4skBDjLAAYxFlHWRfg5heAd7Y=;\n b=j0amcPBFD9WM5OO5u6hLqlDgtI/INdlJeergJcRFBzzSq4zGCouxhk0gjFOw9Scp/F\n QHmCasPybQCN8HNTWZ87BHTmk5lrcDi2dyUPkPVHlmc520+mik11lvicVXg1y8G3hVw0\n RMZOrWviYMvErVwsQ/cNQ4Pf6QLzmolSbVl+T8TCmFmcwHKgeuCgMcKZvLQX8u6AX4Pa\n horPflxbUOBDtOJYN/ptKZ2ued4FuKhyZcrMId04RSdU5wq2bBdn2c3gkJZPTru6Br1F\n dPOrorTrPyz14JLE9+zuA2YbO4E93fEk3Ss5DYfTW1lJnX37igwzKD+0VUyj5STYa4EP\n tWjA==", "X-Forwarded-Encrypted": "i=1;\n AFNElJ/K0qtCj7mGa5nANvhSh8hFNPgknatYkWVEgh8qn6o/25v3Tct1lm4i8APT+R61OpRyPQnzEiGHYig=@lists.infradead.org", "X-Gm-Message-State": "AOJu0YynfTUfC1tQaJ1lKXI6Vx9SFnKc+1eow5vu0wI8NdTqRGaLRnn4\n\tp7oMtfKUtmbL3l3xj5ZjfycQgtWzkgDwor7P5FcBRz7Sm1EcjOLm14CUMi8r/53T+3BTmYp2Y5a\n\tPya9H9A==", "X-Received": "from pfbfc25.prod.google.com\n ([2002:a05:6a00:2e19:b0:82f:98cb:c2a9])\n (user=seanjc job=prod-delivery.src-stubby-dispatcher) by\n 2002:a05:6a00:14c2:b0:82f:44dc:f85c\n with SMTP id d2e1a72fcca58-82f8c8d6ac2mr15859883b3a.34.1776720019124; Mon, 20\n Apr 2026 14:20:19 -0700 (PDT)", "Date": "Mon, 20 Apr 2026 14:19:52 -0700", "In-Reply-To": "<20260420212004.3938325-1-seanjc@google.com>", "Mime-Version": "1.0", "References": "<20260420212004.3938325-1-seanjc@google.com>", "X-Mailer": "git-send-email 2.54.0.rc1.555.g9c883467ad-goog", "Message-ID": "<20260420212004.3938325-8-seanjc@google.com>", "Subject": "[PATCH v3 07/19] KVM: selftests: Use s32 instead of int32_t", "From": "Sean Christopherson <seanjc@google.com>", "To": "Paolo Bonzini <pbonzini@redhat.com>, Marc Zyngier <maz@kernel.org>,\n\tOliver Upton <oupton@kernel.org>, Tianrui Zhao <zhaotianrui@loongson.cn>,\n\tBibo Mao <maobibo@loongson.cn>, Huacai Chen <chenhuacai@kernel.org>,\n\tAnup Patel <anup@brainfault.org>, Paul Walmsley <pjw@kernel.org>,\n\tPalmer Dabbelt <palmer@dabbelt.com>, Albert Ou <aou@eecs.berkeley.edu>,\n\tChristian Borntraeger <borntraeger@linux.ibm.com>,\n Janosch Frank <frankja@linux.ibm.com>,\n\tClaudio Imbrenda <imbrenda@linux.ibm.com>,\n Sean Christopherson <seanjc@google.com>", "Cc": "kvm@vger.kernel.org, linux-arm-kernel@lists.infradead.org,\n\tkvmarm@lists.linux.dev, loongarch@lists.linux.dev,\n\tkvm-riscv@lists.infradead.org, linux-riscv@lists.infradead.org,\n\tlinux-kernel@vger.kernel.org, David Matlack <dmatlack@google.com>", "X-CRM114-Version": "20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 ", "X-CRM114-CacheID": "sfid-20260420_142021_449391_59B37742 ", "X-CRM114-Status": "GOOD ( 14.58 )", "X-Spam-Score": "-9.5 (---------)", "X-Spam-Report": "Spam detection software,\n running on the system \"bombadil.infradead.org\",\n has NOT identified this incoming email as spam. The original\n message has been attached to this so you can view it or label\n similar future email. If you have any questions, see\n the administrator of that system for details.\n Content preview: From: David Matlack <dmatlack@google.com> Use s32 instead\n of int32_t to make the KVM selftests code more concise and more similar to\n the kernel (since selftests are primarily developed by kernel developers). \n Content analysis details: (-9.5 points, 5.0 required)\n pts rule name description\n ---- ----------------------\n --------------------------------------------------\n -0.0 RCVD_IN_DNSWL_NONE RBL: Sender listed at https://www.dnswl.org/, no\n trust\n [2607:f8b0:4864:20:0:0:0:54a listed in]\n [list.dnswl.org]\n -0.0 SPF_PASS SPF: sender matches SPF record\n -7.5 USER_IN_DEF_DKIM_WL From: address is in the default DKIM welcome-list\n 0.0 SPF_HELO_NONE SPF: HELO does not publish an SPF Record\n -0.1 DKIM_VALID Message has at least one valid DKIM or DK\n signature\n -0.1 DKIM_VALID_AU Message has a valid DKIM or DK signature from\n author's\n domain\n 0.1 DKIM_SIGNED Message has a DKIM or DK signature,\n not necessarily valid\n -1.9 BAYES_00 BODY: Bayes spam probability is 0 to 1%\n [score: 0.0000]\n -0.0 DKIMWL_WL_MED DKIMwl.org - Medium trust sender", "X-BeenThere": "kvm-riscv@lists.infradead.org", "X-Mailman-Version": "2.1.34", "Precedence": "list", "List-Id": "<kvm-riscv.lists.infradead.org>", "List-Unsubscribe": "<http://lists.infradead.org/mailman/options/kvm-riscv>,\n <mailto:kvm-riscv-request@lists.infradead.org?subject=unsubscribe>", "List-Archive": "<http://lists.infradead.org/pipermail/kvm-riscv/>", "List-Post": "<mailto:kvm-riscv@lists.infradead.org>", "List-Help": "<mailto:kvm-riscv-request@lists.infradead.org?subject=help>", "List-Subscribe": "<http://lists.infradead.org/mailman/listinfo/kvm-riscv>,\n <mailto:kvm-riscv-request@lists.infradead.org?subject=subscribe>", "Reply-To": "Sean Christopherson <seanjc@google.com>", "Content-Type": "text/plain; charset=\"us-ascii\"", "Content-Transfer-Encoding": "7bit", "Sender": "\"kvm-riscv\" <kvm-riscv-bounces@lists.infradead.org>", "Errors-To": "kvm-riscv-bounces+incoming=patchwork.ozlabs.org@lists.infradead.org" }, "content": "From: David Matlack <dmatlack@google.com>\n\nUse s32 instead of int32_t to make the KVM selftests code more concise\nand more similar to the kernel (since selftests are primarily developed\nby kernel developers).\n\nThis commit was generated with the following command:\n\n git ls-files tools/testing/selftests/kvm | xargs sed -i 's/int32_t/s32/g'\n\nThen by manually adjusting whitespace to make checkpatch.pl happy.\n\nNo functional change intended.\n\nSigned-off-by: David Matlack <dmatlack@google.com>\nSigned-off-by: Sean Christopherson <seanjc@google.com>\n---\n .../kvm/arm64/arch_timer_edge_cases.c | 24 +++++++++----------\n .../selftests/kvm/include/arm64/arch_timer.h | 4 ++--\n 2 files changed, 14 insertions(+), 14 deletions(-)", "diff": "diff --git a/tools/testing/selftests/kvm/arm64/arch_timer_edge_cases.c b/tools/testing/selftests/kvm/arm64/arch_timer_edge_cases.c\nindex f8b183f13864..f7625eb711d6 100644\n--- a/tools/testing/selftests/kvm/arm64/arch_timer_edge_cases.c\n+++ b/tools/testing/selftests/kvm/arm64/arch_timer_edge_cases.c\n@@ -25,8 +25,8 @@\n /* Depends on counter width. */\n static u64 CVAL_MAX;\n /* tval is a signed 32-bit int. */\n-static const int32_t TVAL_MAX = INT32_MAX;\n-static const int32_t TVAL_MIN = INT32_MIN;\n+static const s32 TVAL_MAX = INT32_MAX;\n+static const s32 TVAL_MIN = INT32_MIN;\n \n /* After how much time we say there is no IRQ. */\n static const u32 TIMEOUT_NO_IRQ_US = 50000;\n@@ -355,7 +355,7 @@ static void test_timer_cval(enum arch_timer timer, u64 cval,\n \ttest_timer_xval(timer, cval, TIMER_CVAL, wm, reset_state, reset_cnt);\n }\n \n-static void test_timer_tval(enum arch_timer timer, int32_t tval,\n+static void test_timer_tval(enum arch_timer timer, s32 tval,\n \t\t\t irq_wait_method_t wm, bool reset_state,\n \t\t\t u64 reset_cnt)\n {\n@@ -385,10 +385,10 @@ static void test_cval_no_irq(enum arch_timer timer, u64 cval,\n \ttest_xval_check_no_irq(timer, cval, usec, TIMER_CVAL, wm);\n }\n \n-static void test_tval_no_irq(enum arch_timer timer, int32_t tval, u64 usec,\n+static void test_tval_no_irq(enum arch_timer timer, s32 tval, u64 usec,\n \t\t\t sleep_method_t wm)\n {\n-\t/* tval will be cast to an int32_t in test_xval_check_no_irq */\n+\t/* tval will be cast to an s32 in test_xval_check_no_irq */\n \ttest_xval_check_no_irq(timer, (u64)tval, usec, TIMER_TVAL, wm);\n }\n \n@@ -463,7 +463,7 @@ static void test_timers_fired_multiple_times(enum arch_timer timer)\n * timeout for the wait: we use the wfi instruction.\n */\n static void test_reprogramming_timer(enum arch_timer timer, irq_wait_method_t wm,\n-\t\t\t\t int32_t delta_1_ms, int32_t delta_2_ms)\n+\t\t\t\t s32 delta_1_ms, s32 delta_2_ms)\n {\n \tlocal_irq_disable();\n \treset_timer_state(timer, DEF_CNT);\n@@ -504,7 +504,7 @@ static void test_reprogram_timers(enum arch_timer timer)\n \n static void test_basic_functionality(enum arch_timer timer)\n {\n-\tint32_t tval = (int32_t) msec_to_cycles(test_args.wait_ms);\n+\ts32 tval = (s32)msec_to_cycles(test_args.wait_ms);\n \tu64 cval = DEF_CNT + msec_to_cycles(test_args.wait_ms);\n \tint i;\n \n@@ -685,7 +685,7 @@ static void test_set_cnt_after_xval_no_irq(enum arch_timer timer,\n }\n \n static void test_set_cnt_after_tval(enum arch_timer timer, u64 cnt_1,\n-\t\t\t\t int32_t tval, u64 cnt_2,\n+\t\t\t\t s32 tval, u64 cnt_2,\n \t\t\t\t irq_wait_method_t wm)\n {\n \ttest_set_cnt_after_xval(timer, cnt_1, tval, cnt_2, wm, TIMER_TVAL);\n@@ -699,7 +699,7 @@ static void test_set_cnt_after_cval(enum arch_timer timer, u64 cnt_1,\n }\n \n static void test_set_cnt_after_tval_no_irq(enum arch_timer timer,\n-\t\t\t\t\t u64 cnt_1, int32_t tval,\n+\t\t\t\t\t u64 cnt_1, s32 tval,\n \t\t\t\t\t u64 cnt_2, sleep_method_t wm)\n {\n \ttest_set_cnt_after_xval_no_irq(timer, cnt_1, tval, cnt_2, wm,\n@@ -718,7 +718,7 @@ static void test_set_cnt_after_cval_no_irq(enum arch_timer timer,\n static void test_move_counters_ahead_of_timers(enum arch_timer timer)\n {\n \tint i;\n-\tint32_t tval;\n+\ts32 tval;\n \n \tfor (i = 0; i < ARRAY_SIZE(irq_wait_method); i++) {\n \t\tirq_wait_method_t wm = irq_wait_method[i];\n@@ -753,7 +753,7 @@ static void test_move_counters_behind_timers(enum arch_timer timer)\n \n static void test_timers_in_the_past(enum arch_timer timer)\n {\n-\tint32_t tval = -1 * (int32_t) msec_to_cycles(test_args.wait_ms);\n+\ts32 tval = -1 * (s32)msec_to_cycles(test_args.wait_ms);\n \tu64 cval;\n \tint i;\n \n@@ -789,7 +789,7 @@ static void test_timers_in_the_past(enum arch_timer timer)\n \n static void test_long_timer_delays(enum arch_timer timer)\n {\n-\tint32_t tval = (int32_t) msec_to_cycles(test_args.long_wait_ms);\n+\ts32 tval = (s32)msec_to_cycles(test_args.long_wait_ms);\n \tu64 cval = DEF_CNT + msec_to_cycles(test_args.long_wait_ms);\n \tint i;\n \ndiff --git a/tools/testing/selftests/kvm/include/arm64/arch_timer.h b/tools/testing/selftests/kvm/include/arm64/arch_timer.h\nindex 4fe0e0d07584..a5836d4ab7ee 100644\n--- a/tools/testing/selftests/kvm/include/arm64/arch_timer.h\n+++ b/tools/testing/selftests/kvm/include/arm64/arch_timer.h\n@@ -79,7 +79,7 @@ static inline u64 timer_get_cval(enum arch_timer timer)\n \treturn 0;\n }\n \n-static inline void timer_set_tval(enum arch_timer timer, int32_t tval)\n+static inline void timer_set_tval(enum arch_timer timer, s32 tval)\n {\n \tswitch (timer) {\n \tcase VIRTUAL:\n@@ -95,7 +95,7 @@ static inline void timer_set_tval(enum arch_timer timer, int32_t tval)\n \tisb();\n }\n \n-static inline int32_t timer_get_tval(enum arch_timer timer)\n+static inline s32 timer_get_tval(enum arch_timer timer)\n {\n \tisb();\n \tswitch (timer) {\n", "prefixes": [ "v3", "07/19" ] }